

Review

Emerging memory devices for neuromorphic computing in the Internet of Medical Things

Tiancheng Cao,^{1,*} Chen Shen,¹ Dawei Wang,¹ Haining Zhao,¹ Rong Tan,¹ Ziyao Zhou,¹ Hongtao Li,¹ Boyan Li,¹ Mingyu Zhao,¹ and Hen-Wei Huang^{1,2,*}

¹School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798

²Lee Kong Chian School of Medicine, Nanyang Technological University, Singapore 308232

*Correspondence: tiancheng.cao@ntu.edu.sg (T.C.), henwei.huang@ntu.edu.sg (H.-W.H.)

<https://doi.org/10.1016/j.xcrp.2025.102735>

SUMMARY

This review examines recent advances in emerging memory devices for neuromorphic computing within the Internet of Medical Things (IoMT). By integrating novel materials, brain-inspired computational architectures, and bioinspired algorithms, these technologies collectively enable efficient, adaptive, and secure biosignal processing at the edge. The review critically evaluates the strengths and limitations of devices such as resistive, ferroelectric, and photonic memories, highlighting their pivotal roles in overcoming the bottlenecks of conventional CPU/GPU-based systems. In addition, innovations in biocompatible packaging and seamless biointegration are discussed, emphasizing their potential for real-world clinical deployment. These advancements not only enhance energy efficiency, real-time processing, and miniaturization but also support the development of smarter biosensors, neural prosthetics, and wearable diagnostic platforms. The broader significance of this work lies in paving the way for next-generation, intelligent, secure, and patient-centric medical devices, thus accelerating the digital transformation of healthcare through advanced neuromorphic IoMT ecosystems.

INTRODUCTION

The Internet of Medical Things (IoMT) has rapidly emerged as a transformative paradigm within healthcare, driven by the explosive growth of wearable and implantable biomedical devices designed to enable personalized healthcare delivery.^{1–4} These IoMT devices have fundamentally reshaped clinical practice and patient care through continuous, real-time physiological monitoring; proactive diagnostics; and improved therapeutic interventions, ultimately enhancing patient outcomes and healthcare efficiency. The proliferation of IoMT solutions introduces significant demands on edge computing technologies, particularly requiring advancements in real-time analytics capabilities, reduced energy consumption, and sustained, uninterrupted monitoring to facilitate patient mobility and independence.^{5,6} Nevertheless, conventional computing architectures based predominantly on the classical von Neumann design face several intrinsic challenges that significantly restrict their integration into IoMT devices. First, these architectures inherently exhibit high power consumption due to intensive data movement between memory and processor units, significantly limiting battery life and thereby compromising the portability and usability of wearable and implantable medical systems.^{7,8} Second, the fundamental separation of data storage and processing units, the so-called von Neumann bottleneck, introduces latency, impairing the ability of these devices to achieve the instantaneous data processing necessary for timely clinical decision-making and real-time patient interventions.^{9–11} Last, conventional digital

processors such as central processing units (CPUs) and graphics processing units (GPUs) face substantial hurdles in miniaturization, as their complex circuitry and thermal management requirements complicate their integration into compact, flexible, and biologically compatible medical form factors, further constraining their practical implementation in IoMT contexts.¹² Consequently, these limitations drive the pursuit of alternative computing paradigms to improve energy efficiency, reduce latency, and enhance scalability in IoMT applications.

To address these demands, neuromorphic computing has emerged as a compelling alternative paradigm explicitly designed to address intrinsic limitations associated with conventional computing architectures.^{13–17} Inspired by the efficiency, adaptability, and structural complexity of biological neural systems, neuromorphic computing leverages core neural principles such as synaptic plasticity, spike-based signaling, analog information processing, and event-driven computation. These bio-inspired features collectively deliver substantial improvements in computational efficiency, energy consumption, and parallel processing, making neuromorphic systems especially suitable for resource-constrained and latency-sensitive biomedical applications.^{18–20} Central to the realization of neuromorphic computing are emerging non-volatile memory technologies, including resistive random-access memory (RRAM), ferroelectric RAM (FeRAM), magnetic RAM (MRAM), and other novel devices. These technologies inherently support neuromorphic implementations due to their analog switching characteristics, multilevel conductance states, intrinsic non-volatility, and



compatibility with highly parallelized architectures analogous to biological neural networks.^{21–27} Among these, RRAMs are particularly notable for their ability to emulate synaptic plasticity via resistance modulation, achieving compactness, ultra-low-power consumption, and efficient analog data storage.^{21,22} FeRAM and MRAM further complement RRAMs by offering rapid switching speeds, robust endurance, and reduced operational power requirements.^{23,24} Additionally, emerging memory devices based on two-dimensional (2D) materials (e.g., MoS₂- and hexagonal boron nitride [hBN]-based RRAM) possess advantages such as exceptional mechanical flexibility, reduced switching energies, and excellent biocompatibility, making them highly suitable for wearable or implantable biomedical systems.²⁵ Similarly, perovskite-based memories leverage ion migration mechanisms to provide adaptive synaptic functionality, while optical memory devices exploit photonic mechanisms to enable ultra-fast operation, low-energy data transmission, and high-density integration, offering promising opportunities for high-speed and energy-efficient neuromorphic systems.^{26,27}

To fully leverage these advantages, innovative architectural solutions like crossbar arrays have become essential, as they facilitate the effective integration of memory technologies into neuromorphic systems. Crossbar array architectures consist of 2D grids of memory elements positioned at the intersections of perpendicular conductive lines. Such crossbar arrays enable highly parallel analog computations, emulating biological neural connectivity while offering compact device size, high computational density, minimal latency, and significantly reduced energy consumption.^{28–30} Crossbar architectures leverage analog conductance modulation and multilevel states of emerging memory devices to perform neural operations, such as vector-matrix multiplications (VMMs), directly within memory elements. This approach significantly alleviates the energy and latency bottlenecks inherent in conventional von Neumann architectures.³¹ Consequently, memory-integrated crossbar arrays offer compelling advantages for biomedical IoMT devices, facilitating real-time physiological signal analysis, rapid detection of physiological anomalies, and sustained autonomous operation. These capabilities collectively represent a transformative advancement toward intelligent, personalized, and reliable IoMT systems, ultimately reshaping the landscape of biomedical healthcare delivery.^{32,33} Despite these significant advantages, practical realization of crossbar-based neuromorphic systems with emerging memory devices in biomedical IoMT applications remains challenging. Key obstacles include device variability, integration complexity, and reliability under physiological conditions, all of which must be addressed to translate laboratory demonstrations into practical biomedical implementations.^{34–36} Therefore, this review systematically investigates recent advancements and emerging trends in memory-based neuromorphic computing architectures designed for biomedical and IoMT applications. The objectives are to comprehensively evaluate existing technologies, clearly articulate prevailing implementation barriers, and highlight promising future research directions, thereby guiding the development of clinically impactful neuromorphic systems.

To provide an integrated perspective, [Figure 1](#) summarizes the continuum from emerging memory device foundations (e.g., filamentation, phase change, ferroelectricity, and magneto-optics) through system-level crossbar array integration and toward application frontiers in biosignal analysis, neural interfacing, and intelligent IoMT platforms. The remainder of this review first provides an in-depth discussion of various emerging memory technologies, evaluating their characteristics, performance metrics, and suitability for biomedical contexts. Subsequently, crossbar array architectures and their neuromorphic computing implementations are examined, along with associated technical challenges and opportunities for improvement. The review then illustrates practical biomedical and IoMT applications to demonstrate the potential, utility, and real-world impact of neuromorphic technologies. Finally, key technological and practical barriers currently limiting widespread adoption are summarized, and a perspective on promising future research trends and directions is presented.

CLASSIFICATION AND EMERGING TECHNOLOGIES OF NON-VOLATILE MEMORY DEVICES

Resistive random-access memory

The memristor, first theorized by Leon Chua in 1970 and experimentally demonstrated by Strukov et al. in 2008, is recognized as the fourth fundamental circuit element.^{40,41} These passive, two-terminal, non-volatile memory devices adopt a metal-insulator-metal (MIM) structure, as shown in [Figure 2A](#), consisting of an active electrode, a switching layer, and a counter electrode, capped to allow interaction with the local environment (e.g., H₂O and O₂). The central switching film enables resistive modulation through electric-field-induced ion migration. Typically, memristors switch between a high-resistance state (HRS) and a low-resistance state (LRS), with some designs supporting multilevel resistance states to increase data density.⁴²

Most RRAM devices rely on redox-based mechanisms: ions generated by redox reactions at the electrode diffuse through the switching medium, forming or disrupting conductive filaments. These dynamic processes governed by chemical, electrical, and mechanical interactions are key to controlling the device's resistive state and achieving reliable, scalable, and energy-efficient memory operation. This process closely resembles synaptic plasticity, namely potentiation and depression, in biological systems. Leveraging this analogy, extensive research has explored the use of RRAM in neuromorphic computing and in-memory computing (IMC) to enable massive parallelism, overcome the memory wall, and enhance energy efficiency.^{49,50} Furthermore, RRAM's non-volatile nature eliminates the need for constant power to retain data, unlike static random-access memory (SRAM) or dynamic random-access memory (DRAM), significantly reducing energy consumption. These characteristics make RRAM particularly well suited to IoMT applications, which demand ultra-low power, real-time performance, and high energy efficiency.

Ferroelectric memory devices

Ferroelectric memory technologies represent a class of non-volatile memory devices that leverage the intrinsic polarization




Figure 1. A conceptual overview of emerging memory-based neuromorphic biomedical systems

This figure illustrates the technological continuum from novel memory device mechanisms, such as filamentation, ferroelectricity, phase change, and magneto-optic effects, through crossbar array integration and in-memory computing architectures to translational biomedical applications. Advanced memory devices are integrated into crossbar arrays, enabling programmable synaptic weights and energy-efficient vector-matrix multiplication, which form the hardware foundation for neuromorphic computation. These integrated systems are propelling a new generation of applications in biosignal analysis, neural interfacing, and edge intelligence for the Internet of Medical Things (IoMT). The convergence of innovative materials, system-level integration, and application-driven design is paving the way for intelligent, adaptive, and miniaturized medical technologies. Figure elements are adapted from previously published works. Reproduced with permission,³⁷ copyright 2023, Nature; permission,³⁸ copyright 2022, IEEE; permission,³¹ copyright 2024, Nature; and permission,³⁹ copyright 2023, Wiley.

properties of ferroelectric materials for information storage. As illustrated in Figure 2B, FeRAM, originally invented by Dudley Allen Buck, shares a structural similarity with DRAM, comprising a metal-oxide-semiconductor field-effect transistor (MOSFET) and a ferroelectric capacitor.^{51,52} Information is stored in the form of positive or negative polarization states within the capacitor, and the read operation is destructive, necessitating subsequent data restoration. In addition, alternative ferroelectric memory topologies have been proposed, including the ferroelectric field-effect transistor (FeFET) and the ferroelectric tunnel junction (FTJ), as shown in Figures 2B and 2D, respectively.^{53,54} The FeFET integrates a ferroelectric layer into the gate dielectric of a MOSFET, wherein the polarization state modulates the device threshold voltage (V_{th}). The application of positive or negative gate voltage pulses induces charge accumulation or depletion in the channel, thereby programming the transistor into high- or low- V_{th} states, which correspond to distinguishable channel current levels during readout. The FTJ, a two-terminal structure analogous to RRAM, leverages polarization-dependent modulation of tunneling resistance to encode binary states. Notably, FTJs enable non-destructive readout via resistance sensing, thereby allowing reliable and efficient memory access.

Ferroelectric memory has experienced a notable resurgence in recent years, largely driven by the discovery of ferroelectricity in scalable and complementary metal-oxide semiconductor (CMOS)-compatible hafnium oxide (HfO_2). This material break-

through has enabled aggressive downscaling to sub-10-nm nodes while preserving key performance attributes, including ultra-fast read/write speeds (20–80 ns), low write energy (~ 1 fJ), and high endurance exceeding 10^{10} switching cycles.^{55–57} Collectively, these device architectures underscore the versatility and promise of ferroelectric memory technologies in addressing the stringent requirements of low-power, high-density, and non-volatile memory solutions for neuromorphic and biomedical computing environments.

Magnetic-based memory devices

Magnetic-based memory technologies, particularly MRAM, have garnered considerable interest due to their unique combination of non-volatility, long data retention, virtually unlimited read/write endurance, and potential for multilevel cell (MLC) operation. The core component of MRAM is the magnetic tunnel junction (MTJ), comprising two ferromagnetic layers, one with fixed magnetization and the other free to switch, separated by a thin insulating barrier.⁵⁸ The resistance state of the MTJ, determined by the relative alignment (parallel or antiparallel) of the magnetic layers, encodes binary information. Multiple generations of MRAM architectures have been developed to address evolving performance and scalability requirements. As illustrated in Figure 2E, the earliest implementation, field-driven or toggle MRAM, employs magnetic fields generated by orthogonal write lines to toggle the free layer's magnetization. Despite




Figure 2. Overview of emerging non-volatile memory devices

(A) Schematic of a redox-based memristive device structure, illustrating the electrochemical metallization process. Reproduced with permission.⁴³ Copyright 2023, ACS.

(B–D) Three structures of ferroelectric memory devices: (B) FeFETs incorporate ferroelectric materials into the gate of a field-effect transistor, using polarization to regulate channel electrons and thereby realize distinct low- V_{th} and high- V_{th} states. (C) FeRAMs employ a one-transistor, one-capacitor (1T1C) cell structure. (D) FTJ with a one transistor, one resistor (1T1R) structure. Reproduced with permission.⁴⁴ Copyright 2021, ACM.

(E–G) Three structures of MRAM architecture: (E) toggle-MRAM leverages magnetic fields to flip the magnetization state of its magnetic tunnel junction (MTJ). (F) STT-MRAMs let an electric current directly through an MTJ to write their cells. (G) SOT-MRAM has an electric current flow through the write line, which generates magnetic torques to flip the MTJ. Reproduced with permission.⁴⁵ Copyright 2022, Wiley.

(H) A rolled-up hexagonal-BN tube fabricated on an SiO_2 substrate showing the flexibility of a 2D-material memristor. Reproduced with permission.⁴⁶ Copyright 2019, Wiley.

(I) Optical memory cell made of $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST), whose state is written and read through optical pulses. Reproduced with permission.⁴⁷ Copyright 2015, Nature.

(J) The device architecture of the polymer-based organic memristor. Reproduced with permission.⁴⁸ Copyright 2023, Wiley.

its functional viability, this architecture suffers from scalability limitations, including high write current demands (up to 80 mA at 30 ns), excessive energy consumption, and the half-select issue.⁵⁹

To mitigate these drawbacks, spin-transfer torque MRAM (STT-MRAM), shown in Figure 2F, was introduced.^{60,61} STT-MRAM achieves magnetization switching by injecting a spin-polarized current vertically through the MTJ, enabling lower power operation and improved scalability. This architecture is well suited to embedded applications, particularly as a replacement for embedded flash (eFlash) in microcontrollers. In addition, due to their spin-dependent mechanisms, STT memristors offer a promising platform for storing and manipulating quantum

spin states with high endurance and low noise.^{62,63} However, STT-MRAM is constrained by several issues, such as a limited on/off resistance ratio, which increases the read error rate; trade-offs between write current density and thermal stability; and integration challenges arising from its complex multilayer stack.

To address these challenges and further enhance performance, spin-orbit torque MRAM (SOT-MRAM) has emerged as a promising next-generation solution, as depicted in Figure 2G.⁶⁴ In this architecture, the write current flows laterally through a heavy-metal underlayer, generating a spin current via the spin Hall effect that switches the free layer magnetization. Importantly, the separation of read and write paths eliminates read

disturbance and improves data retention reliability. SOT-MRAM offers sub-nanosecond switching speeds and significantly reduced write currents (on the order of 500 μ A), making it ideal for high-speed, non-volatile applications such as L1 caches, while retaining the energy efficiency and endurance necessary for IoMT platforms.⁶⁵

Emerging memory technologies

Resistive memory devices incorporating 2D materials have emerged as promising candidates for next-generation neuromorphic systems. As illustrated in Figure 2H, these devices typically adopt a vertical architecture, in which stacked layers of 2D materials, such as MoS₂, WS₂, and hBN, are sandwiched between two flexible electrodes.^{66–68} The atomically thin structure significantly reduces the operating voltage (as low as 0.1 V) and enables exceptionally high on/off current ratios, often exceeding 10¹¹.⁶⁹ The weak van der Waals bonding between adjacent layers not only facilitates the migration of ionic species necessary for resistive switching but also imparts intrinsic mechanical flexibility. This property is particularly advantageous for conformal integration into wearable and implantable biomedical systems. Furthermore, 2D-material-based memristors exhibit ultra-fast switching speeds (120 ps) and ultra-low power and energy consumption, with reported values as low as 1 fW and 8.8 zJ, respectively.^{70,71} These characteristics position 2D memristors as highly suitable for energy-efficient, high-speed memory applications in resource-constrained neuromorphic computing platforms.

Perovskite materials, typically expressed with the formula ABX₃ (where A and B are cations and X is an anion), such as CaTiO₃, MAPbI₃, and LaFeO₃, offer a highly tunable crystal structure that enables a wide spectrum of electrical functionalities, including semiconducting, insulating, superconducting, ferroelectric, and multiferroic behaviors.⁷² This tunability makes them promising candidates for next-generation memristive devices. In particular, halide perovskites like MAPbI₃ exhibit fast ion migration and low activation energy barriers, facilitating efficient resistive switching with low write voltages (\sim 0.1 V) and high on/off resistance ratios (up to 10⁶).^{73–75} These devices can be processed at low temperatures (100°C–110°C) and integrated on flexible substrates, supporting the development of lightweight, stretchable, and wearable neuromorphic systems. Some perovskite memristors also demonstrate multilevel conductance states, enabling analog-like synaptic behavior.⁷⁶ However, challenges remain: their operational stability is often compromised by sensitivity to moisture, heat, and mechanical stress, and current device structures offer limited data retention time (\sim 10⁵ s) and endurance (\sim 10⁴ mechanical cycles). The data will be lost longer than this retention time or bent more than the above mechanical cycles.⁷⁷ Moreover, their poor compatibility with standard CMOS technology hinders large-scale production.

Phase-change materials (PCMs) have long been employed as the storage medium in optical data storage systems such as compact disks (CDs). However, despite utilizing photonic carriers for data retrieval, data access and computation in these systems remain confined to the electronic domain. Moreover, the switching process between crystalline and amorphous states requires inefficient joule-level thermal energy. In contrast, recently developed optical memory technologies, particularly

all-photonic memories and optical memristors, as shown in Figure 2I, offer a promising alternative by enabling fully photonic data storage and transmission.⁴⁷ These devices offer exceptionally high data rates, reaching up to 10–20 Gb/s for both read and write operations, along with significantly reduced power consumption.^{78,79} By employing wavelength-division multiplexing (WDM), multiple data streams can be processed in parallel, enabling ultra-high memory bandwidth. Advanced implementations based on InP/InGaAsP photonic integrated circuits have achieved ultra-fast switching times as low as 20 ps with minimal optical switching energy (\sim 5.5 fJ), highlighting their promise for high-speed, energy-efficient neuromorphic and in-memory computing applications in biomedical and IoMT systems.⁸⁰

Organic memristors employ organic materials such as polymers, metal-organic frameworks, covalent- and hydrogen-bonded frameworks, and carbon-based compounds as active layers for resistive switching.^{81–83} Their operation is based on the formation and rupture of conductive filaments within the organic matrix. These devices support low-cost, solution-based fabrication like spin coating, allowing large-area, low-temperature, and scalable production. Unlike inorganic counterparts, organic memristors offer mechanical flexibility and biocompatibility, making them ideal for flexible neuromorphic electronics and wearable biomedical systems. Some devices operate at ultra-low voltages down to 0.3 V and switching energies as low as 39.56 nW.^{84,85} However, reliability remains a challenge. Retention time is limited to about 100,000 s.⁸⁶ The highest reported number of endurance cycles is 10⁶ with a low operation speed (340 μ s).⁸⁷ Environmental sensitivity, particularly to humidity, also hinders long-term performance. Ongoing efforts in material engineering and encapsulation are critical to improve stability and unlock the potential of organic memristors for biomedical IoMT applications.

Comparative evaluation of device characteristics

To address the stringent demands of biomedical Internet of Things (IoT) applications, memory technologies must fulfill several critical requirements. First, non-volatility combined with high endurance and long retention time is essential for continuous physiological monitoring and reliable long-term data storage, particularly in devices with limited communication bandwidth or intermittent power supply.^{88,89} Second, low switching energy, moderate access latency, and minimal programming voltages are vital for achieving energy-efficient operation in battery-constrained environments.⁹⁰ Third, CMOS compatibility and in-memory computing capabilities enable seamless integration with neuromorphic architectures, minimizing data movement and supporting low-power, real-time edge analytics—particularly valuable for anomaly detection in biomedical signals.⁹¹ Last, mechanical flexibility and robustness under deformation are imperative for ensuring stable performance in wearable and implantable biomedical devices.⁹²

In Table 1, we compare mainstream memory technologies, such as RRAM, FeRAM, MRAM, photonic memory, and organic memristor, regarding the requirements posed by the biomedical IoT above. Among RRAM technologies, redox-based RRAM stands out with its mature fabrication process, offering a favorable balance of power consumption, operational speed, and

Table 1. Comparative analysis of emerging non-volatile memory technologies: RRAM, ferroelectric memory, MRAM, and photonic memory

Class	Device	Material	Write voltage	Read voltage	Switch energy	Read time	Write time	On/off ratio	Endurance	Retention	Flexibility
RRAM	redox RRAM ⁹⁶	HfZnO	0.95–1.05 V	<0.2 V	19 pJ	–	30 ns	>10	10 ⁵ cycles	>10 years	no
	perovskite RRAM ⁹⁷	MAPbI ₃	2.2–2.4 V	0.15 V	–	100 ps	100 ps	10 ⁷	~10 ⁶ cycles	>2 years	yes
	2D RRAM ⁶¹	hBN	2.25–2.75 V	0.5 V	2 pJ	120 ps	120 ps	–	600 cycles	10 years	yes
	organic memristor ⁹⁸	DNA/Ag NPs	0.2–0.3V	–	–	–	20 ns	10 ⁶	1,000 cycles	10 ⁵ s	yes
Ferroelectric memory	FeRAM ⁴⁷	HfO ₂	1.5–3.5 V	0.5 V	–	50 ns	50 ns	–	10 ¹⁰ cycles	10 years	no
	FeFET ⁹⁹	Hf _{0.5} Zr _{0.5} O ₂	4.2 V	1.4 V	–	100 ns	100 ns	2 × 10 ⁴	10 ⁶ cycles	10 years	no
	FTJ ¹⁰⁰	PZT	5 V	0.05 V	5.3 fJ	630 ps	630 ps	~200	10 ⁹ cycles	10 ⁴ s	no
MRAM	STT-MRAM ¹⁰¹	MgO	0.72–0.88 V	0.6 μA	–	6 ns	100 ns	–	10 ⁶ cycles	20 years	no
	SOT-MRAM ¹⁰²	MgO	1.6 V	1.4 V	–	15 ns	5 ns	–	10 ¹⁰ cycles	10 years	no
Photonic	photonic memory ¹⁰³	Ce:YIG	21.5 mV	–	2.28 pJ	1 ns	1 ns	–	2.4 × 10 ⁹ cycles	>4 days	no

Lead zirconate titanate, PZT.

endurance. It has already been adopted in numerous in-memory computing designs, making it a promising non-volatile memory candidate for low-power biomedical IoT systems.^{49,50,93} In contrast, emerging RRAM devices based on perovskite, organic, and 2D materials offer unique mechanical flexibility, rendering them particularly suitable for conformable or implantable sensors with integrated computation. These devices operate at low voltages and demonstrate ultra-fast switching speeds, which are advantageous for real-time biosignal processing. However, these devices still face significant challenges. Specifically, 2D-material-based RRAM and organic memristors suffer from relatively low endurance, with typical lifespans of around 600 and 1,000 cycles, respectively. Additionally, perovskite RRAM and organic memristors offer only moderate data retention, approximately 2 years and 10,000 s, respectively, which limits their suitability for long-term deployment. Ferroelectric memory devices also show promise. FTJs are particularly notable for their low read voltages (0.05 V) and rapid access times (630 ps), although their short data retention (~3 h) confines their utility for short-term caching applications in ultra-low-power neuromorphic computing systems. FeRAM and FeFET offer a better trade-off, with high endurance (10 years), moderate read/write speeds (50–100 ns), and reasonable power requirements, making them suitable for IoT nodes deployed outside the human body and for performing frequent sensor data processing. Magnetic RAM (MRAM), especially in its STT and SOT variants, provides long data retention (20 years), high endurance (10¹⁰ cycles), and acceptable energy efficiency, which positions it as an attractive replacement for embedded flash in low-power microcontroller units used in biomedical IoT applications.⁹⁴ Finally, photonic memory delivers exceptional speed, energy efficiency, and endurance due to its light-based data handling. Nevertheless, the need for complex optoelectronic interfaces currently limits its scalability and integration in resource-constrained medical and wearable devices.⁹⁵

Conventional CMOS memory technologies include volatile SRAM and DRAM, as well as non-volatile flash. Compared to

these, the emerging memory devices summarized in Table 1 offer several compelling advantages for neuromorphic computing in IoMT applications. Although SRAM and DRAM provide fast access speeds, their volatile nature requires continuous power supply, resulting in high standby energy consumption. This makes them unsuitable for power-constrained biomedical systems. Flash, while non-volatile, suffers from limited endurance (10⁴ to 10⁵ cycles), high programming voltages, and relatively slow write speeds, which limit its effectiveness for real-time sensing and computing tasks.¹⁰⁴ In contrast, emerging memories such as redox-based RRAM, SOT-MRAM, and FeRAM combine non-volatility with low switching energy, long retention time, and high CMOS integration density. These features make them highly suitable for energy-efficient and stable data storage in IoMT applications. Moreover, in-memory computing systems built on these devices can achieve lower power consumption and higher integration density compared to those based on SRAM. Devices based on 2D materials, organics, or perovskites further offer mechanical flexibility, enabling seamless integration into conformable, wearable, or implantable biomedical platforms. Taken together, these characteristics establish emerging memory technologies as superior alternatives to conventional CMOS memories for implementing low-power, adaptive, and robust neuromorphic processing in next-generation IoMT systems.

NEUROMORPHIC COMPUTING IMPLEMENTATIONS USING CROSSBAR ARRAYS

Crossbar array structure and operating principles

A crossbar array is a 2D, grid-like architecture specifically designed for simultaneous data storage and computation. Structurally, it consists of horizontally oriented word lines intersecting vertically oriented bit lines. At each intersection point, a memory device is strategically placed, creating highly parallel storage and computation units, as illustrated in Figure 3A. The fundamental operational principle involves applying input signals, typically in the form of voltage pulses, onto the word lines. Each




Figure 3. Schematic illustration of memristor-based crossbar array architectures and their hardware mapping for neuromorphic computing

(A) The general structure of a memristor crossbar array, which enables parallel vector-matrix multiplication for efficient in-memory computing. (B–J) (B) Optical image of a single 1T1R (one transistor, one resistor) cell and (C) scanning electron microscope image of a single 1R (one resistor) cell, representing common integration schemes for crossbar arrays. Reproduced with permission,¹⁰⁶ copyright 2021, Nature; permission,¹⁰⁷ copyright 2018, Nature. (D and E) Different hardware encoding schemes for synaptic weights: (D) uses two memristors per synapse for differential representation of positive and negative weights, while (E) employs a reference conductance column for offset-based encoding. Reproduced with permission,³¹ copyright 2024, Nature. (F and G) Peripheral circuits for neural signal processing, where (F) shows the use of analog-to-digital conversion for ANN, convolutional neural network (CNN), and recurrent neural network (RNN) models and (G) depicts an integrate-and-fire (IAF) neuron model for spiking neural networks (SNNs). Reproduced with permission,³⁸ copyright 2022, IEEE. (H–J) Examples of hardware mapping strategies for different neural network architectures: (H) direct mapping for ANNs/SNNs, (I) kernel unrolling for CNNs, and (J) recurrent feedback implementation for RNNs. Reproduced with permission,³⁸ copyright 2022, IEEE.

memory element at these intersections then responds by generating an electric current whose magnitude depends on the internal state of the device. These generated currents subsequently merge and aggregate along the bit lines, effectively executing VMM operations intrinsically. In this operation, components of an input vector are individually multiplied by corresponding “weights” stored at each intersection, with results cumulatively summed along the bit lines.¹⁰⁵

One of the most compelling advantages derived from the structural and operational characteristics of crossbar arrays is their exceptional capability for massive parallelism. Given that every word line can be activated simultaneously, an $M \times N$ crossbar array can perform $M \times N$ multiply-accumulate operations concurrently within a single clock cycle. Mathematically, the readout operation of memory-based crossbar arrays can be approximated using linear ohmic relationships as follows:

$$I_j = \sum_{i=1}^M G(x_{ij}) \cdot V_i \quad (\text{Equation 1})$$

where i and j represent the i^{th} row and j^{th} column, respectively, and $G(x_{ij})$ represents the function of the device state at intersection (i, j) , directly reflecting its internal state parameter x_{ij} . This internal parameter varies significantly depending on the specific memory technology used. For instance, it may correspond to conductance states in RRAM, polarization orientations in FeRAM, or optical reflectance levels and trap state configurations in optical memristors, among others.^{108–110}

This feature starkly contrasts with the sequential data processing approach in conventional von Neumann computing architectures, which inherently introduces performance bottlenecks due to the separate processing and memory units. Moreover, the innovative architecture of crossbar arrays

inherently integrates both data storage and computational functions within a single physical unit, thus effectively addressing the “memory wall” challenge encountered in traditional computing systems. This memory wall refers to the significant latency and energy overhead resulting from frequent data transfers between separate memory and processing components.¹¹¹ Recent studies have shown that the intrinsic parallelism and analog in-memory computing of crossbar arrays greatly improve neural network efficiency, especially for real-time multiply-accumulate operations.¹¹² This makes them highly suitable for battery-powered IoMT devices, which require continuous AI processing under tight energy constraints. Operating in the milliwatt to microwatt range, crossbar arrays enable real-time health monitoring and intervention with minimal power consumption. Their energy efficiency has been repeatedly validated, highlighting their promise for next-generation edge AI in biomedical applications.¹¹³

Neuromorphic computing realization

Synapses lie at the core of memory-based neuromorphic computing systems, physically realized through emerging memory devices that emulate synaptic weights. These systems utilize diverse memory cell architectures, including 1R (one resistor) and 1T1R (one transistor and one resistor) configurations, as shown in Figures 3B and 3C, respectively.¹⁰⁶ The 1R structure provides maximum integration density but suffers from severe sneak-path currents, which compromise array scalability and reliability. To overcome this, 1T1R cells incorporate transistors to isolate individual cells, offering improved control at the cost of increased area and fabrication complexity.¹⁰⁷ Representing negative weights in analog crossbar arrays presents another challenge, as most memristive devices encode only positive conductance values. A common solution is the differential pair approach in Figure 3D, where two cells represent the positive and negative components of a weight:

$$w_{ij} = G_{ij}^+ - G_{ij}^- \quad (\text{Equation 2})$$

where w_{ij} represents the synaptic weight located at the intersection of the i^{th} row and j^{th} column of the synaptic weight array, G_{ij}^+ is the conductance of the positive component, and G_{ij}^- is the conductance of the negative component. This method offers high precision but reduces memory density and increases wiring overhead.³¹ An alternative method in Figure 3E uses a reference column, where each synaptic weight is represented as a deviation from baseline conductance:

$$w_{ij} = G_{ij} - G_{ref} \quad (\text{Equation 3})$$

where G_{ij} is the actual conductance value at the crosspoint and G_{ref} is the conductance of a reference column representing the baseline or “zero” weight. While this approach maintains integration density, it demands careful calibration and is sensitive to process variations and noise, potentially degrading accuracy.³¹

Neuron dynamics in neuromorphic systems are emulated through either statistical or biophysically inspired circuit models. Statistical models, such as artificial neural networks (ANNs), convolutional neural networks (CNNs), and recurrent

neural networks (RNNs), simulate layered interconnections and non-linear activation functions through deterministic training algorithms like backpropagation. These models require peripheral circuits, including transimpedance amplifiers (TIAs) and analog-to-digital converters (ADCs) shown in Figure 3F, to convert the analog output of VMM into digital signals.¹¹⁴ Biophysically inspired models, primarily represented by spiking neural networks (SNNs), more closely mimic the dynamics of biological neurons by encoding information in asynchronous spike trains. Crossbar-based SNNs employ integrate-and-fire (IAF) circuits as shown in Figure 3G to transform post-synaptic currents into voltage spikes, facilitating spike-timing-dependent plasticity (STDP) learning mechanisms. Peripheral circuit enhancements, including current-stabilizing amplifiers and non-linear spiking buffers, have been proposed to ensure signal integrity and expand computational expressiveness.¹¹⁵

Mapping neural networks onto crossbars requires architecture-specific strategies. For ANNs, weight matrices are directly mapped to conductance states shown in Figure 3H, while input vectors are applied as voltages across word lines.¹⁰⁶ For CNNs, kernel tensors are unrolled into one-dimensional (1D) vectors and distributed across multiple crossbar columns, shown in Figure 3I, often using dual-array differentials to handle positive and negative weights. Feature maps are then sequentially input, with computational speed improved by duplicating kernel arrays for parallelization.¹¹⁶ Crossbar-based implementations support ANN and CNN models with high throughput and computational density, making them effective for image processing and diagnostics in IoMT scenarios.³⁸ SNNs encode inputs as pulses or pulse-width-modulated signals, with IAF circuits converting integrated currents into spikes, supporting asynchronous computation and temporal coding.¹¹⁵ These event-driven systems offer ultra-low power consumption and inherent robustness to variability and noise, rendering them ideal for energy-constrained, real-time monitoring tasks in IoMT devices.¹¹⁷ For RNNs, recurrent feedback loops and time-gated operations are realized through staged crossbars and feedback buffers, shown in Figure 3J, forming compact neuromorphic temporal processors. Advanced architectures utilize pipelined crossbar VMM and peripheral logic to execute sequential data flows, while memristor-based long short-term memory (LSTM) circuits with *in situ* learning have been demonstrated to support real-time adaptive learning for biomedical time-series analysis.¹¹⁸

Recent advancements extend crossbar neuromorphic computing to transformer-based models. ReTransformer, for instance, implements attention mechanisms via resistive random-access memory (ReRAM)-based computing-in-memory architectures, efficiently supporting long-range temporal dependencies in biomedical time-series analysis.¹¹⁹ Furthermore, memristor crossbars have enabled new applications such as Generative Adversarial Network acceleration with pipelined analog-digital blocks and reinforcement learning with analog synaptic updates.^{120,121} These developments underline the versatility of memristor-based crossbars in supporting diverse machine learning paradigms for edge healthcare systems.




Figure 4. Device variability and reliability bottlenecks in large-scale ReRAM (memristor) crossbar arrays for neuromorphic and in-memory computing

(A and B) Cumulative distribution function (CDF) of bulk RRAM resistance: (A) shows device-to-device (D2D) variations in the pristine state across different device sizes, while (B) presents the CDFs of programmed low-resistance state (LRS) and high-resistance state (HRS) from DC sweeps in 5- μm bulk RRAM devices. Reproduced with permission.¹²² Copyright 2024, Nature.

(C and D) (C) Measured and (D) simulated multilevel cell (MLC) characteristics of RRAMs, revealing significant cycle-to-cycle (C2C) resistance variations in both LRS and HRS states, which directly impact the stability of analog weight storage in crossbar neural arrays. Reproduced with permission.¹²³ Copyright 2015, EDAA.

(E) Three-dimensional mapping of programming voltage drop across a large crossbar array, highlighting severe IR drop at array edges due to wire and cell resistance, which degrades programming accuracy and limits scalability. Reproduced with permission.¹²⁸ Copyright 2014, IEEE.

(F) Simulated temperature distribution across a ReRAM array under high-throughput operation, showing localized thermal gradients that can accelerate device degradation and lead to inference errors if not mitigated. Reproduced with permission.¹²⁹ Copyright 2020, ACM.

Challenges and opportunities in crossbar arrays

Even if crossbar arrays hold immense promise in loMT deployments, a series of critical reliability challenges must be resolved to ensure their practical viability. These challenges span device-level stochasticity, array-scale parasitics, and environmental variability, which cumulatively degrade computational reliability and endurance.³⁴

One prominent challenge is the intrinsic variability in memristor devices, arising from both device-to-device (D2D) (Figures 4A and 4B) and cycle-to-cycle (C2C) (Figures 4C and 4D) fluctuations.^{122,123} Variability in switching thresholds, conductance states, and write noise can distort synaptic weight representation and introduce significant errors in VMM operations.¹²⁴ Moreover, MLC operation, which is often employed to reduce area cost, increases vulnerability to noise and variability, especially in higher-significance bits.¹²⁵ These stochastic characteristics require advanced mitigation strategies. Algorithmically, fault-aware retraining and profiling-based compensation techniques are widely adopted.¹²⁴ On the circuit level, designs such as redundancy columns and closed-loop feedback tuning have proven effective.¹²⁶ Additionally, process variation and aging-induced drift further reduce conductance stability, prompt-

ing innovations like bipartite mapping to avoid high-variation cells and self-healing weight allocation.¹²⁷

As array sizes grow, IR drop, which is the amount of voltage drop that occurs naturally as electric current flows through wires, becomes non-negligible.¹⁶ Due to wire resistances in crossbars, voltage drops across bit and word lines cause unequal biasing of memristor cells, leading to weight mismatches between the target and the programmed state, as shown in Figure 4E. Techniques like 1D decomposition of weight matrices into smaller blocks and dynamic IR-drop compensation offer practical solutions.¹²⁴ These methods are increasingly integrated with simulation frameworks to assess architectural robustness under realistic conditions.¹³⁰

Environmental conditions such as temperature fluctuations exacerbate these issues. Thermal noise and ambient heating can cause drift in programmed states and amplify variability across arrays, as shown in Figure 4F. Hardware-level countermeasures include on-chip thermal sensing, differential sensing strategies, and thermally aware layout optimization frameworks, which reduce thermal gradient-induced mismatches.¹²⁹

Taken together, these reliability issues underscore the importance of integrated material-device-architecture-algorithm

co-design. Advancements in memristor materials promise improved retention, reduced switching variability, and higher endurance. Simultaneously, circuit-level redundancy, fault-tolerant network training, and architectural innovations such as localized routing and weight-aware mapping continue to advance the frontier of resilient memristor-based computing. Looking forward, enhancing reliability will be essential for the deployment of crossbar-based neuromorphic systems in biomedical applications, where accuracy, continuity, and energy efficiency are critical. By integrating advanced memory architectures, bioinspired learning, and optimized algorithm-hardware co-design, crossbar arrays offer a versatile and scalable solution to meet the stringent demands of next-generation IoMT technologies.

NEUROMORPHIC COMPUTING IN BIOMEDICAL ENGINEERING AND IoMT APPLICATION

Overview

The convergence of memristive and neuromorphic technologies with biomedical engineering is enabling compact, low-power systems capable of real-time, adaptive processing directly at the point of care.¹³¹ Unlike conventional architectures that separate memory, computation, and sensing, memristive platforms integrate these functions into unified physical substrates, allowing for efficient biosignal interpretation, neural interfacing, and secure edge intelligence. These capabilities are particularly crucial within the IoMT, where decentralized, responsive, and privacy-preserving operation forms the foundation of clinically viable systems.¹³² Decentralization allows local, on-device processing that reduces latency and enhances system autonomy, which is essential for real-time physiological monitoring and intervention. Responsiveness ensures that rapidly changing biosignals can trigger timely feedback or control actions, critical in closed-loop scenarios such as cardiac monitoring or neural modulation. At the same time, privacy-preserving mechanisms are vital for protecting sensitive health data, especially as many IoMT devices operate in uncontrolled environments and are vulnerable to security breaches. As the field matures, attention is shifting from device-level proofs of concept to application-driven system integration, where reliability, scalability, and long-term adaptability will determine the translational success of memristive biomedical technologies. These developments point toward a new generation of intelligent, integrated, and secure medical systems capable of transforming human-machine interaction in healthcare.

On-device biosignal analysis

Memristive neuromorphic platforms are redefining biosignal analysis by enabling real-time, in-memory computation that inherently mirrors the spatiotemporal complexity of biological signals. In contrast to conventional von Neumann architectures that separate memory and processing, memristor-based systems unify the two functions, allowing direct encoding and interpretation of dynamic biosignals with minimal energy and latency overhead. This architectural paradigm is particularly advantageous for wearable and implantable health monitoring, where local, low-power computation is essential for continuous operation without reliance on cloud resources. Jiang et al.

demonstrated this capability through the Memristor-Spiking Processing and Adaptive Network (MSPAN), an event-driven electrocardiogram (ECG) classification engine that integrates adaptive spiking neurons with memristive synapses.¹³³ The system achieved 93.6% classification accuracy with just 0.52 ms latency and 0.178 μ J energy consumption per heart-beat, significantly surpassing conventional LSTM and CNN models in both responsiveness and power efficiency. Such performance makes it suitable for closed-loop cardiac monitoring applications where real-time feedback is critical. Expanding this concept to flexible and deformable electronics, Lee et al. developed a self-rectifying memristive array based on flexible memristive dot product engine (f-MDPE), designed for biosignal classification on skin-mountable substrates, as shown in Figure 5A.¹³⁴ Their architecture delivered sub-millisecond inference at just 120 nJ per decision, over 300 \times more efficient than CPU or GPU baselines while preserving high classification accuracy under mechanical strain. These advancements collectively highlight the feasibility of integrating neuromorphic intelligence directly into edge biosensors, laying the foundation for autonomous, wearable diagnostic systems capable of operating continuously and intelligently in real-world physiological environments.

Adaptive physiological monitoring

Recent innovations have extended biosignal analysis beyond static classification to dynamic modeling of physiological processes, reflecting a growing demand for continuous, context-aware health monitoring. Unlike traditional systems that rely on snapshot-based decision-making, adaptive neuromorphic models aim to capture the evolving nature of biosignals such as electroencephalogram (EEG), eye movement, and respiration, enabling more accurate interpretation of physiological states over time. Reservoir computing, a recurrent neural architecture particularly suited to processing time-varying signals, has found renewed relevance through its hardware realization on memristive substrates. Yuan et al. demonstrated a bio-memristor-based reservoir computing system enhanced with a multivalued masking mechanism, which increased the temporal richness and separability of EEG signal representations.¹³⁶ By leveraging analog conductance dynamics and the fading memory effect intrinsic to memristors, the system was able to extract fine-grained spatiotemporal features without requiring complex preprocessing pipelines. Building on this, Cai et al. proposed a heterogeneous memristive platform that performs vector-matrix operations across multiple neuromorphic paradigms, including spiking, recurrent, and convolutional models.¹³⁷ This platform enabled biometric authentication and eye-movement decoding under real-world, time-varying, multimodal input conditions. These advances mark a paradigm shift from static, task-specific inference to continuous, adaptive signal understanding. By embedding learning, memory, and signal transformation directly into the hardware, memristive neuromorphic systems offer unprecedented potential for *in situ* physiological monitoring. This is particularly relevant for wearable and implantable devices, where the ability to track, learn from, and respond to dynamic physiological rhythms in real time is essential for personalized, autonomous healthcare.




Figure 5. Schematic illustration of bioelectronic and neural interfaces for biosignal processing and diagnosis

(A) Workflow for biosignal-based disease diagnostics using a neuromorphic system. The pipeline includes ECG signal sensing, signal preprocessing, feature extraction through f-MDPE (flexible memristive dot product engine), and ECG diagnosis into specific arrhythmia classes (N, S, V, Q, and F). Reproduced with permission.¹³⁴ Copyright 2025, Nature.

(B) Electrical and chemical signals detected in the human body. Brain signals are measured via EEG (extracranial), electrocorticography (ECoG) (cortical surface), or implanted neural interfaces (INI; intracortical). Signals can also be recorded from the spinal cord (SCI) and peripheral nerves—somatic (SPNI) or autonomic (APNI). Recordings reflect changes in electrical potentials, evoked potential (EP) (EEG) and IP (ECoG and INI), capturing local field potentials (LFPs) and single-neuron spikes. Blue bars indicate signal bandwidths. Body fluids carry biomarkers like neurotransmitters (NTs), hormones, and cytokines (CKs); red bars show typical concentration ranges. Reproduced with permission.³⁹ Copyright 2023, Wiley.

(C) Diagram of the hybrid circuit and synapses. AN_{pre} and AN_{post} are silicon spiking neurons in a very-large-scale integration SNN; MR1 and MR2 are Pt/TiO_x/Pt memristors. Rat hippocampal neurons grow on a TiO₂-coated multielectrode array (CMEA) with a capacitive electrode (CME). A patch-clamp pipette (P) records from one neuron (BN). Synaptors AB_{syn} and BA_{syn} link AN_{pre} → BN and BN → AN_{post}. Memristors mimic synaptic plasticity, while CME and P enable bidirectional signal transfer between electronics and the biological neuron. Reproduced with permission.¹³⁵ Copyright 2020, Nature.

Flexible bioelectronics

Realizing neuromorphic intelligence in real-world biomedical environments demands systems that not only emulate brain-like computation but also integrate seamlessly with soft, dynamic biological tissues. Flexible and biocompatible memristive platforms address this challenge by offering mechanically adaptive architectures capable of conforming to physiological surfaces without compromising electronic performance. Mao et al. reviewed a class of biomemristor-integrated systems embedded in textile electronics and skin-mountable substrates, demonstrating stable switching behavior under mechanical deformation, which is an essential attribute for continuous operation in wearable and prosthetic applications.¹³⁸ These devices maintained electrical integrity under tensile strain, supporting long-term functionality in dynamic body conditions. At the device architecture level, Lee et al. introduced an f-MDPE synaptic array featuring a simplified vertical stacking design that eliminates the need for selector components and reduces operational voltages (Figure 5A).¹³⁴ This approach not only enhances fabrication scalability but also preserves high classification accuracy on flexible substrates, making it highly suitable for integration into epidermal electronics. Build-

ing upon these advancements in flexibility and integration, a recent study by Cao et al. exemplifies how such technologies are being translated into implantable systems. They developed a polydimethylsiloxane-encapsulated Ag/MnO₂/BaTiO₃/FTO memristor specifically designed for real-time pulmonary artery pressure monitoring. Uniquely, this device demonstrated both excellent *in vivo* biocompatibility and stable synaptic behavior over a 4-week implantation in SD rats.¹³⁹ Together, these developments illustrate a growing convergence between neural adaptability and soft-material engineering. By embedding synaptic behavior into stretchable, conformal frameworks, memristive platforms are evolving into intelligent, body-integrated biosignal processors. This shift supports the realization of neuromorphic devices that do not merely attach to the body, but intimately sense, learn, and adapt to it in real time, marking a pivotal step toward autonomous, self-learning bioelectronic systems for long-term healthcare monitoring and neuroprosthetics.

Neural interfaces

Memristive-based neural interfaces are redefining how artificial systems interact with biological tissues by enabling

energy-efficient, low-voltage, and biocompatible signal integration (Figure 5B). Unlike traditional hardware that operates at high voltages and separates sensing from processing, these neuromorphic platforms integrate synaptic functionality directly into compact architectures, enabling seamless bidirectional communication. Fu et al. demonstrated memristors based on *Geobacter sulfurreducens* protein nanowires that operate at 40–100 mV, which is comparable to natural neuronal action potentials.¹⁴⁰ These devices exhibited dynamic conductance modulation and temporal integration, supporting native-like spike behavior without external regulation circuitry. At the computational level, Tzouvadaki et al. showed that single memristors can detect, sort, and classify spikes directly, functioning as analog processors and eliminating the need for complex pre-processing.³⁹ This streamlined architecture is ideal for closed-loop brain-machine interfaces (BMIs), where latency and power constraints are critical. For adaptive communication, Serb et al. constructed synaptic “synaptor” links between silicon-based spiking neurons and live hippocampal cultures using TiOx memristors.¹³⁵ These devices emulate Hebbian plasticity by adjusting synaptic weight in response to spiking activity, supporting both long-term potentiation and depression, which is key for learning and adaptation in bioelectronic systems. Furthering this vision, Shchanikov et al. developed a hybrid neural platform combining crossbar arrays, deep neural networks, and cultured neurons (Figure 5C).¹⁴¹ Their system adjusts stimulation patterns dynamically based on biological feedback, ensuring robustness against signal degradation. This architecture exemplifies how real-time, intelligent neuroprosthetics can maintain functional stability over time. The combined findings indicate that memristive platforms offer capabilities extending beyond simple signal transmission to full biological-grade information processing. By co-locating sensing, adaptation, and memory in compact architectures, memristive neural interfaces offer a powerful route toward seamless integration between nervous systems and electronics.

Edge intelligence

Edge intelligence is experiencing a paradigm shift through memory-based neuromorphic computing platforms capable of performing real-time computation, learning, and security operations at the data generation point, eliminating dependence on centralized servers. This *in situ* capability is particularly critical for IoMT applications, where latency, bandwidth, and data privacy are major constraints. Zhao et al. developed a memristive image reconstructor (MIR) that executes discrete Fourier transforms entirely in memory for computed tomography (CT) and MRI image recovery, as shown in Figure 6A.¹⁴² Using quasi-analog mapping and complex matrix transfer, MIR achieves software-equivalent image quality with 153× energy efficiency and 79× reconstruction speedup over GPU implementations, illustrating the feasibility of high-throughput medical imaging on edge hardware. Addressing diagnostic generalization, Wang et al. proposed a fully integrated memristor-CMOS system-on-chip (SoC) for simultaneous detection of liver cancer and myocardial infarction.¹⁴³ The device integrates enhanced Raman signal acquisition with diffusion-model-based data augmentation to achieve 91.82% classification accuracy and sub-second latency, all processed in-memory. With

its compact architecture and ultra-low energy footprint, this platform enables multidisease inference in portable or wearable formats. Similarly, Fu et al. demonstrated a memristor-based approach for real-time identification of brain tumor cell malignancy using an Ag/WO₃/Ti device. By detecting resistance changes induced by different glioma cell types, the system enables rapid, label-free diagnostics with high sensitivity.¹⁴⁴ For data confidentiality in decentralized environments, Lai and Wang introduced a 4D memristive hyperchaotic encryption framework using a novel chaotic map based on a discrete memristor (Figure 6B).¹⁴⁵ By incorporating reflection scrambling and split diffusion, their system achieved high entropy (number of pixels change rate >99.6%) and rapid encryption speeds (~30 ms for a 224 × 224 pixel), providing robust, lightweight security suitable for resource-constrained IoMT nodes. In a similar effort to enhance both data security and device sustainability at the edge, Lin et al. proposed a hardware encryption and image reconstruction platform based on a bio-memristor fabricated from natural mugwort extract. Their Ag/mugwort:polyvinylidene fluoride (PVDF)/ITO device exhibited reliable resistive switching and unidirectional conduction properties, which enabled the construction of logic gate circuits and a decoder-based encryption module. This allowed unified, in-memory encryption and decryption of both American Standard Code for Information Interchange-coded medical data and gray-scale medical images using the same rule set. With a charge transport mechanism governed by Fowler-Nordheim tunneling, redox reactions, and coordination complex formation, the bio-memristor-based circuit achieved efficient edge-level processing with environmentally friendly materials.¹⁴⁶ These examples collectively underscore the capacity of memristive neuromorphic systems to handle sensing, inference, and encryption on a single chip, fundamentally transforming the edge computing paradigm. By embedding computation into memory and leveraging native stochasticity and non-linearity, memristive platforms enable real-time, secure, and energy-proportional decision-making in medical systems deployed far from the cloud.

Toward integrated systems

Recent progress in memristive neuromorphic technologies has moved beyond isolated device demonstrations toward more cohesive system-level implementations. Increasingly, biosignal processors, neural interfaces, flexible substrates, and secure edge intelligence are being designed, not as standalone modules, but as interlinked components of integrated bioedge systems. Early prototypes now co-locate sensing, memory, and computing within single platforms, enabling closed-loop operation in wearable and implantable formats. Some systems combine real-time classification with feedback stimulation, while others integrate encryption or multimodal signal fusion directly in hardware. These developments mark a shift toward compact, adaptive microsystems that perform personalized analysis and actuation near or within the body. While full integration is still emerging, these trends illustrate a growing convergence across materials, device architectures, and edge-AI models. Together, they form the technical foundation for next-generation bioelectronic systems that are autonomous, efficient, and increasingly aligned with the physiological complexity of real-world healthcare settings.




Figure 6. Schematic illustration of memristor-enabled medical-image reconstruction and secure encryption

(A) End-to-end pipeline for tomographic image formation accelerated by memristive crossbar hardware. Raw k -space (MRI) or projection (CT) signals are first acquired by multiple receiver coils or X-ray detectors. The data are then streamed into an analog crossbar array whose conductance matrix stores the inverse imaging operator directly—no iterative training, fully complex, and continuous valued. Single-pass vector-matrix multiplication reconstructs the volumetric image, which is subsequently passed to AI segmentation algorithms for organ-specific diagnosis (brain, heart, vasculature, or valve). Reproduced with permission.¹⁴³ Copyright 2023, Nature.

(B) Schematic of the transmission line matrix method–iterative equivalent algorithm (TLMM-IEA) encryption scheme for medical image protection in IoMT. A 256-bit secret key initializes the 4D memristive hyperchaotic map (4D-TLMM) to generate a high-entropy chaotic sequence. The encryption process includes reflection scrambling to disrupt pixel positions and split diffusion to spread pixel values globally. Reproduced with permission.¹⁴⁵ Copyright 2024, Springer.

CHALLENGES AND FUTURE OF NEUROMORPHIC IoMT

Challenges

From a device-level perspective, although RRAM, FeRAM, MRAM, and photonic memories each exhibit specific strengths, such as low power consumption, long retention, high endurance, or fast switching speeds, no single technology currently fulfills all the stringent demands of IoMT applications. Furthermore, fabrication processes for these devices continue to face critical challenges, including device variability, limited yield, and long-term reliability. When deployed in crossbar arrays for analog in-memory computing, such non-idealities, particularly variation and aging, can degrade the accuracy of weight mapping. Additionally, circuit-level issues such as IR drop and sneak path currents further compromise the fidelity of matrix-vector multiplication, thereby affecting the performance of neuromorphic neural networks. While some training frameworks have accounted for individual hardware non-ideal-

ities to mitigate accuracy degradation, a comprehensive and standardized framework that simultaneously addresses aging, stuck-at faults, variability, IR drop, and sneak paths remains lacking (Figure 7E). This significantly hinders the reliable deployment of neuromorphic hardware in critical biomedical and IoMT scenarios, where precision, stability, and energy efficiency are paramount.

From an integration standpoint, emerging memory materials such as perovskites and 2D materials offer exciting opportunities, yet their poor compatibility with standard CMOS processes remains a major obstacle to practical adoption (Figure 7D). By contrast, ferroelectric memories, particularly those based on hafnium oxide, have gained significant attention due to their inherent compatibility with established CMOS fabrication technologies. Beyond materials integration, developing robust and scalable in-memory computing architectures presents further challenges. Although crossbar arrays can efficiently accelerate matrix-vector multiplications in neural networks using analog




Figure 7. Roadmap and future perspectives for the neuromorphic Internet of Medical Things from memory-device-level innovations to brain-inspired neuromorphic clinical systems

This figure presents the technological and clinical evolution of the neuromorphic IoMT, mapping out key milestones from device-level innovations to envisioned clinical applications.

(A–C) Starting with (A), the introduction of the memristor, reproduced with permission,⁴¹ copyright 2008, Nature; (B) the roadmap includes the development of f-MDPE-ECG diagnostic devices, reproduced with permission,¹³⁴ copyright 2025, Nature; and (C) Early neuromorphic chips, reproduced with permission,¹⁴⁷ copyright 2021, Nature.

(D–F) Major challenges, including (D) CMOS and system integration, reproduced with permission,¹⁴⁸ copyright 2024, Nature; (E) co-design algorithms bridging hardware and neural models, reproduced with permission,¹³ copyright 2020, Nature; and (F) biocompatibility, reproduced with permission,¹³⁴ copyright 2025, Nature, are on the path to near-future clinical deployment.

(G–J) The future trends and opportunities include the (G) highly efficient 3D integration architectures, reproduced with permission,¹³ copyright 2020, Nature; (H) highly integrated brain-inspired chips, reproduced with permission,¹³ copyright 2020, Nature; (I) intelligent clinical neuromorphic IoMT systems for real-time health monitoring; and (J) neural-electronic convergence through highly integrated brain-inspired chips.

computation, their outputs must be digitized using ADCs, which typically consume much more power than the crossbars themselves. While sharing ADCs across multiple crossbars can reduce hardware overhead, this strategy compromises throughput and computational efficiency. In near-sensor or in-sensor computing paradigms, co-integrating sensors, emerging memory devices, and CMOS circuits onto a single chip further complicates system design and fabrication. Designers must not only address integration and layout challenges but also compensate for sensor non-idealities such as drift, noise, and non-linearity. These co-design and integration hurdles remain key bottlenecks in the realization of compact, energy-efficient, and multifunctional neuromorphic systems for biomedical and IoMT applications.

From a biomedical application perspective, external IoT devices typically emphasize constraints on power consumption and device miniaturization. However, more advanced scenarios, such as ingestible electronics and subcutaneously implanted devices, impose significantly harsher environmental requirements. In such *in vivo* applications, memory devices

must maintain stable operation despite fluctuations in pH, humidity, and mechanical stress. Long-term functional reliability under these conditions is essential. Additionally, biocompatibility becomes a critical design criterion: all materials used in implantable electronics must be non-toxic, non-inflammatory, and safe for prolonged interaction with biological tissues (Figure 7F). For memory devices, this translates to rigorous requirements for mechanical flexibility and structural robustness; they must retain endurance, retention time, and fault tolerance (e.g., avoid stuck-at faults) even after repeated bending and deformation. These characteristics are essential to ensure seamless integration onto flexible printed circuit boards or bioresorbable substrates, as commonly required in soft and implantable biomedical electronics.

Future of the neuromorphic IoMT

The future of neuromorphic computing within the IoMT presents promising prospects driven by breakthroughs in materials science, brain-inspired computational architectures, and integrated bioelectronic systems. This multidisciplinary convergence will

significantly enhance healthcare technologies, facilitating more intuitive, responsive, and biologically integrated medical applications. The development roadmap and future work trend for the neuromorphic IoMT is shown in Figure 7.

Advancements in novel memory materials will play a foundational role in the evolution of neuromorphic IoMT devices. Two-dimensional materials, perovskites, and ferroelectric HfO₂ are poised to revolutionize device performance, achieving exceptional energy efficiency, rapid switching speeds, and prolonged endurance. Precise atomic-scale control will mitigate device variability, enhancing reliability crucial for biomedical applications. Hybrid materials combining organic flexibility with inorganic robustness will offer superior mechanical adaptability, enabling seamless integration into wearable, implantable, or even bioresorbable medical systems. Such material innovations will be instrumental in realizing compact, long-lasting, and biologically compatible neuromorphic technologies suitable for diverse clinical scenarios.

The transition from conventional von Neumann architectures to genuine brain-inspired computational systems, encompassing both hardware architectures and bioinspired algorithms, will be transformative. Future emerging memory-based neuromorphic chips will integrate crossbar arrays utilizing advanced selector devices, three-dimensional stacking, and optimized routing strategies to overcome traditional challenges like sneak-path currents and IR drop (Figure 7G). Simultaneously, bioinspired computational models such as SNNs, reservoir computing, and neuromorphic transformer architectures will enable real-time adaptive learning and processing capabilities. On-chip implementations of STDP, unsupervised learning methods, and hybrid neural architectures combining analog and digital computation will foster highly adaptive, resilient, and energy-efficient medical devices (Figure 7H). These innovations will significantly enhance the autonomy and precision of IoMT applications, driving toward real-world implementations of intelligent, adaptive healthcare systems.

The future of the neuromorphic IoMT will increasingly emphasize sophisticated biointegrated systems and their transformative clinical potential. Clinical applications will encompass real-time cardiac anomaly detection, adaptive neural interfaces for neuroprosthetics, personalized therapeutic modulation systems, and intelligent implantable drug delivery platforms (Figure 7I). Furthermore, autonomous, self-powered systems utilizing bioinspired energy harvesting technologies, such as triboelectric nanogenerators or enzymatic biofuel cells, will further extend device lifetimes and reduce clinical maintenance requirements. Enhanced neuromorphic platforms will be deeply integrated into flexible and stretchable bioelectronics capable of conforming seamlessly to biological tissues, thus enabling continuous, non-invasive physiological monitoring and intervention (Figure 7J). These integrated bioelectronic systems will pave the way for revolutionary medical paradigms characterized by personalized, continuous, and proactive healthcare delivery.

Looking forward, advancements in emerging memory material innovations, genuinely brain-inspired computational architectures, and highly integrated bioelectronic systems will define the future of the neuromorphic IoMT. This interdisciplinary syn-

ergy among materials science, computational neuroscience, bioelectronics, and clinical medicine will foster the development of robust, intelligent medical devices, ultimately transforming patient care toward unprecedented levels of integration, personalization, and clinical effectiveness.

ACKNOWLEDGMENTS

The authors acknowledge support from the Nanyang Assistant Professorship Start-up Grant and the Eric and Wendy Schmidt AI in Science Postdoctoral Fellowship, a Schmidt Futures program.

AUTHOR CONTRIBUTIONS

Conceptualization, T.C. and H.-W.H.; literature search and data curation, T.C., C.S., D.W., and H.Z.; visualization, T.C., C.S., and D.W.; writing – original draft, T.C., C.S., and D.W.; writing – review & editing, T.C., C.S., D.W., H.Z., R.T., Z. Z., H.L., B.L., and M.Z.; supervision, T.C. and H.-W.H.; funding acquisition, H.-W.H.

DECLARATION OF INTERESTS

All authors declare no competing interests.

DECLARATION OF GENERATIVE AI AND AI-ASSISTED TECHNOLOGIES IN THE WRITING PROCESS

During the preparation of this work, the authors used OpenAI GPT-4o to assist with grammar correction. After using this tool, the authors thoroughly reviewed and edited the content as needed and take full responsibility for the final version of the manuscript.

REFERENCES

1. Ates, H.C., Nguyen, P.Q., Gonzalez-Macia, L., Morales-Narváez, E., Güder, F., Collins, J.J., and Dincer, C. (2022). End-to-end design of wearable sensors. *Nat. Rev. Mater.* 7, 887–907. <https://doi.org/10.1038/s41578-022-00460-x>.
2. Denny, J.C., and Collins, F.S. (2021). Precision medicine in 2030—seven ways to transform healthcare. *Cell* 184, 1415–1419. <https://doi.org/10.1016/j.cell.2021.01.015>.
3. Kim, J., Campbell, A.S., de Ávila, B.E.F., and Wang, J. (2019). Wearable biosensors for healthcare monitoring. *Nat. Biotechnol.* 37, 389–406. <https://doi.org/10.1038/s41587-019-0045-y>.
4. Goecks, J., Jalili, V., Heiser, L.M., and Gray, J.W. (2020). How machine learning will transform biomedicine. *Cell* 181, 92–101. <https://doi.org/10.1016/j.cell.2020.03.022>.
5. Ning, Z., Dong, P., Wang, X., Hu, X., Guo, L., Hu, B., Guo, Y., Qiu, T., and Kwok, R.Y.K. (2021). Mobile edge computing enabled 5G health monitoring for Internet of Medical Things: A decentralized game theoretic approach. *IEEE J. Sel. Areas Commun.* 39, 463–478. <https://doi.org/10.1109/JSAC.2020.3020645>.
6. Awad Abdellatif, A., Samara, L., Mohamed, A., Erbad, A., Chiasserini, C. F., Guizani, M., O'Connor, M.D., and Loughton, J. (2021). MEdge-Chain: Leveraging edge computing and blockchain for efficient medical data exchange. *IEEE Internet Things J.* 8, 15762–15775. <https://doi.org/10.1109/JIOT.2021.3052910>.
7. Zeadally, S., and Bello, O. (2021). Harnessing the power of Internet of Things based connectivity to improve healthcare. *Internet Things* 14, 100074. <https://doi.org/10.1016/j.iot.2019.100074>.
8. Li, X., Tsui, C.-Y., and Ki, W.-H. (2015). A 13.56 MHz wireless power transfer system with reconfigurable resonant regulating rectifier and wireless power control for implantable medical devices. *IEEE J. Solid-State Circuits* 50, 978–989. <https://doi.org/10.1109/JSSC.2014.2387832>.

9. Rajbhandari, S., Ruwase, O., Rasley, J., Smith, S., and He, Y. (2021). ZeRO-infinity: Breaking the GPU memory wall for extreme scale deep learning. *Proc. Int. Conf. High Perform. Comput. Netw. Storage Anal.* (St. Louis, MO), 59. 1, 14. <https://doi.org/10.1145/3458817.3476205>.
10. Xie, S., Ni, C., Sayal, A., Jain, P., Hamzaoglu, F., and Kulkarni, J.P. (2021). eDRAM-CIM: Compute-in-memory design with reconfigurable embedded-dynamic-memory array realizing adaptive data converters and charge-domain computing. In *IEEE Int. Solid-State Circuits Conf. (ISSCC)*, pp. 248–250. <https://doi.org/10.1109/ISSCC42613.2021.9365932>.
11. Park, T., Kim, M., Seo, J., Kim, Y.J., Trivedi, A.R., Han, J.K., and Yoo, H. (2025). Advancing device-based computing by simplifying circuit complexity. *Device* 3, 100720. <https://doi.org/10.1016/j.device.2025.100720>.
12. Parmar, R., Janveja, M., Pidanic, J., and Trivedi, G. (2023). Design of DNN-based low-power VLSI architecture to classify atrial fibrillation for wearable devices. *IEEE Trans. VLSI Syst.* 31, 320–330. <https://doi.org/10.1109/TVLSI.2023.3236530>.
13. Zhang, W., Gao, B., Tang, J., Yao, P., Yu, S., Chang, M.F., Yoo, H.J., Qian, H., and Wu, H. (2020). Neuro-inspired computing chips. *Nat. Electron.* 3, 371–382. <https://doi.org/10.1038/s41928-020-0435-7>.
14. Cao, T. (2024). Energy-efficient AI Hardware Design for Edge Intelligence Doctoral thesis (Nanyang Technological University). <https://doi.org/10.32657/10356/180196>.
15. Pazos, S., Xu, X., Guo, T., Zhu, K., Alshareef, H.N., and Lanza, M. (2024). Solution-processed memristors: performance and reliability. *Nat. Rev. Mater.* 9, 358–373. <https://doi.org/10.1038/s41578-024-00661-6>.
16. Cao, T., Liu, C., Gao, Y., and Goh, W.L. (2022). Parasitic-aware modeling and neural network training scheme for energy-efficient processing-in-memory with resistive crossbar array. *IEEE J. Emerg. Sel. Top. Circuits Syst.* 12, 436–444. <https://doi.org/10.1109/JETCAS.2022.3172170>.
17. Wang, S., Wu, M., Liu, W., Liu, J., Tian, Y., and Xiao, K. (2024). Dopamine detection and integration in neuromorphic devices for applications in artificial intelligence. *Device* 2, 100284. <https://doi.org/10.1016/j.device.2024.100284>.
18. Cao, T., Zhang, Z., Goh, W.L., Liu, C., Zhu, Y., and Gao, Y. (2023). ECG classification using binary CNN on RRAM crossbar with nonidealities-aware training, readout compensation, and CWT preprocessing. In *IEEE Biomed. Circuits Syst. Conf. (BioCAS)*, pp. 1–5. <https://doi.org/10.1109/BioCAS58349.2023.10389002>.
19. Zhang, Z., Cao, T., Liu, S., Jin, H., Wang, W., Yin, X., Liu, C., Ling, G.W., Gao, Y., and Zheng, Y. (2025). Real-time imaging enhancement of hand-held photoacoustic system with FeRAM crossbar array-based neuromorphic design. In *IEEE Trans. Biomed. Circuits Syst.* <https://doi.org/10.1109/TBCAS.2025.3538578>.
20. Cao, T., Ng, W.S., Goh, W.L., and Gao, Y. (2024). DWT-PoolFormer: Discrete wavelet transform-based quantized parallel PoolFormer network implemented in FPGA for wearable ECG monitoring. In *IEEE Biomed. Circuits Syst. Conf. (BioCAS)*, pp. 1–5. <https://doi.org/10.1109/BioCAS61083.2024.10798386>.
21. Wong, H.-S.P., Lee, H.Y., Yu, S., Chen, Y.S., Wu, Y., Chen, P.S., Lee, B., Chen, F.T., and Tsai, M.J. (2012). Metal-oxide RRAM. *Proc. IEEE* 100, 1951–1970. <https://doi.org/10.1109/JPROC.2012.2190369>.
22. Li, Y., Tang, J., Gao, B., Yao, J., Fan, A., Yan, B., Yang, Y., Xi, Y., Li, Y., Li, J., et al. (2023). Monolithic three-dimensional integration of RRAM-based hybrid memory architecture for one-shot learning. *Nat. Commun.* 14, 7140. <https://doi.org/10.1038/s41467-023-42981-1>.
23. Liu, C., Wang, Q., Yang, W., Cao, T., Chen, L., Li, M., Liu, F., Loke, D.K., Kang, J., and Zhu, Y. (2021). Multiscale modeling of Al_{0.7}Sc_{0.3}N-based FeRAM: The steep switching, leakage and selector-free array. *IEEE Int. Electron Devices Meet. IEDM*, 8.1.1–8.1.4. <https://doi.org/10.1109/IEDM19574.2021.9720535>.
24. Gupta, R., Bouard, C., Kammerbauer, F., Ledesma-Martin, J.O., Bose, A., Kononenko, I., Martin, S., Usé, P., Jakob, G., Drouard, M., and Kläui, M. (2025). Harnessing orbital Hall effect in spin-orbit torque MRAM. *Nat. Commun.* 16, 130. <https://doi.org/10.1038/s41467-024-55437-x>.
25. Sun, Y., Wang, S., Zhang, Q., and Zhou, P. (2024). Evaluation of different 2D memory technologies for in-memory computing. *Device* 2, 100509. <https://doi.org/10.1016/j.device.2024.100509>.
26. Duan, T., Zha, J., Lin, N., Wang, Z., Tan, C., and Zhou, Y. (2023). The rise of metal halide perovskite memristors for edge computing. *Device* 1, 100221. <https://doi.org/10.1016/j.device.2023.100221>.
27. Wang, J., Ilyas, N., Ren, Y., Ji, Y., Li, S., Li, C., Liu, F., Gu, D., and Ang, K.-W. (2024). Technology and integration roadmap for optoelectronic memristor. *Adv. Mater.* 36, 2307393. <https://doi.org/10.1002/adma.202307393>.
28. Wan, W., Kubendran, R., Schaefer, C., Eryilmaz, S.B., Zhang, W., Wu, D., Deiss, S., Raina, P., Qian, H., Gao, B., et al. (2022). A compute-in-memory chip based on resistive random-access memory. *Nature* 608, 504–512. <https://doi.org/10.1038/s41586-022-04992-8>.
29. Cao, T., Yu, W., Gao, Y., Liu, C., Yan, S., and Goh, W.L. (2023). RRAM-PoolFormer: A resistive memristor-based PoolFormer modeling and training framework for Edge-AI applications. In *IEEE Int. Symp. Circuits Syst. (ISCAS)*, pp. 1–5. <https://doi.org/10.1109/ISCAS46773.2023.10181612>.
30. Cao, T., Goh, W.L., and Gao, Y. (2020). Performance analysis of convolutional neural network using multi-level memristor crossbar for edge computing. In *Int. Conf. Intell. Auton. Syst. (ICoIAS)*, pp. 107–111. <https://doi.org/10.1109/ICoIAS49312.2020.9081857>.
31. Aguirre, F., Sebastian, A., Le Gallo, M., Song, W., Wang, T., Yang, J.J., Lu, W., Chang, M.F., Ielmini, D., Yang, Y., et al. (2024). Hardware implementation of memristor-based artificial neural networks. *Nat. Commun.* 15, 1974. <https://doi.org/10.1038/s41467-024-45670-9>.
32. Sangwan, V.K., and Hersam, M.C. (2020). Neuromorphic nanoelectronic materials. *Nat. Nanotechnol.* 15, 517–528. <https://doi.org/10.1038/s41565-020-0647-z>.
33. Dai, S., Dai, Y., Zhao, Z., Xia, F., Li, Y., Liu, Y., Cheng, P., Strzalka, J., Li, S., Li, N., et al. (2022). Intrinsically stretchable neuromorphic devices for on-body processing of health data with artificial intelligence. *Matter* 5, 3375–3390. <https://doi.org/10.1016/j.matt.2022.07.016>.
34. Cao, T., Yu, W., Gao, Y., Liu, C., Zhang, T., Yan, S., and Goh, W.L. (2025). Edge PoolFormer: Modeling and training of PoolFormer network on RRAM crossbar for Edge-AI applications. *IEEE Trans. VLSI Syst.* 33, 384–394. <https://doi.org/10.1109/TVLSI.2024.3472270>.
35. Jin, T., Lv, K., Chen, J., Zhang, L., and Guo, X. (2025). Fully hardware-implemented neuromorphic systems using TaOx-based memristors. *Device* 3, 100645. <https://doi.org/10.1016/j.device.2024.100645>.
36. Cao, T., Liu, C., Gao, Y., and Goh, W.L. (2021). Parasitic-aware modelling for neural networks implemented with memristor crossbar array. In *IEEE Int. Symp. Embedded Multicore/Many-core Syst.-on-Chip (MCSoc)*, pp. 122–126. <https://doi.org/10.1109/MCSoc51149.2021.00025>.
37. Youngblood, N., Rios Ocampo, C.A., Pernice, W.H.P., and Bhaskaran, H. (2023). Integrated optical memristors. *Nat. Photon.* 17, 561–572. <https://doi.org/10.1038/s41566-023-01217-w>.
38. Yang, X., Taylor, B., Wu, A., Chen, Y., and Chua, L.O. (2022). Research progress on memristor: From synapses to computing systems. *IEEE Trans. Circuits Syst. I.* 69, 1845–1857. <https://doi.org/10.1109/TCSI.2022.3159153>.
39. Tzouvardaki, I., Gkoupidenis, P., Vassanelli, S., Wang, S., and Prodromakis, T. (2023). Interfacing Biology and Electronics with Memristive Materials. *Adv. Mater.* 35, 2210035.
40. Chua, L. (1971). Memristor—The missing circuit element. *IEEE Trans. Circ. Theory* 18, 507–519. <https://doi.org/10.1109/TCT.1971.1083337>.

41. Strukov, D.B., Snider, G.S., Stewart, D.R., and Williams, R.S. (2008). The missing memristor found. *Nature* 453, 80–83. <https://doi.org/10.1038/nature06932>.
42. Feng, Y., Huang, P., Zhao, Y., Shan, Y., Zhang, Y., Zhou, Z., Liu, L., Liu, X., and Kang, J. (2021). Improvement of state stability in multi-level resistive random-access memory (RRAM) array for neuromorphic computing. *IEEE Electron Device Lett.* 42, 1168–1171. <https://doi.org/10.1109/LED.2021.3091995>.
43. Song, M.-K., Kang, J.H., Zhang, X., Ji, W., Ascoli, A., Messaris, I., Demirkol, A.S., Dong, B., Aggarwal, S., Wan, W., et al. (2023). Recent advances and future prospects for memristive materials, devices, and systems. *ACS Nano* 17, 11994–12039. <https://doi.org/10.1021/acsnano.3c03505>.
44. Deng S., Zhao, Z., Kurinec, S., Ni, K., Xiao, Y., Yu, T., and Narayanan, V. Overview of ferroelectric memory devices and reliability aware design optimization. Proc. 2021 Great Lakes Symp. VLSI. Virtual Event USA: ACM; 2021. p. 473–478. <https://doi.org/10.1145/3453688.3461743>.
45. Joksas, D., AlMutairi, A., Lee, O., Cubukcu, M., Lombardo, A., Kurebayashi, H., Kenyon, A.J., and Mehonc, A. (2022). Memristive, spintronic, and 2D-materials-based devices to improve and complement computing hardware. *Adv. Intell. Syst.* 4, 2200068. <https://doi.org/10.1002/aisy.202200068>.
46. Hou, X., Pan, R., Yu, Q., Zhang, K., Huang, G., Mei, Y., Zhang, D.W., and Zhou, P. (2019). Tubular 3D resistive random access memory based on rolled-up h-BN tube. *Small* 15, 1803876. <https://doi.org/10.1002/sml.201803876>.
47. Ríos, C., Stegmaier, M., Hosseini, P., Wang, D., Scherer, T., Wright, C.D., Bhaskaran, H., and Pernice, W.H.P. (2015). Integrated all-photonics non-volatile multi-level memory. *Nat. Photon.*, 9. <https://doi.org/10.1038/nphoton.2015.182>.
48. Kim, H., Kim, M., Lee, A., Park, H.L., Jang, J., Bae, J.H., Kang, I.M., Kim, E. S., and Lee, S.H. (2023). Organic memristor-based flexible neural networks with bio-realistic synaptic plasticity for complex combinatorial optimization. *Adv. Sci.* 10, 2300659. <https://doi.org/10.1002/adv.202300659>.
49. Wang, Z., Joshi, S., Savel'ev, S., Song, W., Midya, R., Li, Y., Rao, M., Yan, P., Asapu, S., Zhuo, Y., et al. (2018). Fully memristive neural networks for pattern classification with unsupervised learning. *Nat. Electron.* 1, 137–145. <https://doi.org/10.1038/s41928-018-0023-2>.
50. Yao, P., Wu, H., Gao, B., Tang, J., Zhang, Q., Zhang, W., Yang, J.J., and Qian, H. (2020). Fully hardware-implemented memristor convolutional neural network. *Nature* 577, 641–646. <https://doi.org/10.1038/s41586-020-1942-4>.
51. Buck, D.A. (1952). Ferroelectrics for Digital Information Storage and Switching (MIT Digital Computer Laboratory). Technical Report. <https://dome.mit.edu/handle/1721.3/40244>.
52. Sheikholeslami, A., and Gulak, P.G. (2000). A survey of circuit innovations in ferroelectric random-access memories. *Proc. IEEE* 88, 667–689. <https://doi.org/10.1109/5.849164>.
53. Si, M., Saha, A.K., Gao, S., Qiu, G., Qin, J., Duan, Y., Jian, J., Niu, C., Wang, H., Wu, W., et al. (2019). A ferroelectric semiconductor field-effect transistor. *Nat. Electron.* 2, 580–586. <https://doi.org/10.1038/s41928-019-0338-7>.
54. Chanthbouala, A., Garcia, V., Cherifi, R.O., Bouzehouane, K., Fusil, S., Moya, X., Xavier, S., Yamada, H., Deranlot, C., Mathur, N.D., et al. (2012). A ferroelectric memristor. *Nat. Mater.* 11, 860–864. <https://doi.org/10.1038/nmat3415>.
55. Yu, J., Wang, T., Lu, C., Li, Z., Xu, K., Liu, Y., Song, Y., Meng, J., Zhu, H., Sun, Q., et al. (2025). 3D nano hafnium-based ferroelectric memory vertical array for high-density and high-reliability logic-in-memory application. *Adv. Electron. Mater.* 11, 2400438. <https://doi.org/10.1002/aelm.202400438>.
56. Luo, Q., Cheng, Y., Yang, J., Cao, R., Ma, H., Yang, Y., Huang, R., Wei, W., Zheng, Y., Gong, T., et al. (2020). A highly CMOS compatible hafnia-based ferroelectric diode. *Nat. Commun.* 11, 1391. <https://doi.org/10.1038/s41467-020-15159-2>.
57. Kuo, Y.-S., Lee, S.-Y., Lee, C.-C., Li, S.-W., and Chao, T.-S. (2021). CMOS-compatible fabrication of low-power ferroelectric tunnel junction for neural network applications. *IEEE Trans. Electron Devices* 68, 879–884. <https://doi.org/10.1109/TED.2020.3045955>.
58. Reohr, W., Honigschmid, H., Robertazzi, R., Gogl, D., Pesavento, F., Lammers, S., Lewis, K., Arndt, C., Yu Lu, Viehmann, H., et al. (2002). Memories of tomorrow. *IEEE Circ. Devices Mag.* 18, 17–27. <https://doi.org/10.1109/MCD.2002.1035347>.
59. Gallagher, W.J., and Parkin, S.S.P. (2006). Development of the magnetic tunnel junction MRAM at IBM: From first junctions to a 16-Mb MRAM demonstrator chip. *IBM J. Res. Dev.* 50, 5–23. <https://doi.org/10.1147/rd.501.0005>.
60. Parkin, S.S.P., Kaiser, C., Panchula, A., Rice, P.M., Hughes, B., Samant, M., and Yang, S.H. (2004). Giant tunnelling magnetoresistance at room temperature with MgO (100) tunnel barriers. *Nat. Mater.* 3, 862–867. <https://doi.org/10.1038/nmat1256>.
61. Lee, S.-W., and Lee, K.-J. (2016). Emerging three-terminal magnetic memory devices. *Proc. IEEE* 104, 1831–1843. <https://doi.org/10.1109/JPROC.2016.2543782>.
62. Borders, W.A., Pervaiz, A.Z., Fukami, S., Camsari, K.Y., Ohno, H., and Datta, S. (2019). Integer factorization using stochastic magnetic tunnel junctions. *Nature* 573, 390–393. <https://doi.org/10.1038/s41586-019-1560-9>.
63. Qin, J., Sun, B., Zhou, G., Guo, T., Chen, Y., Ke, C., Mao, S., Chen, X., Shao, J., and Zhao, Y. (2023). From spintronic memristors to quantum computing. *ACS Mater. Lett.* 5, 2197–2215. <https://doi.org/10.1021/acsmaterialslett.3c00320>.
64. Wu, H., Chen, A., Zhang, P., He, H., Nance, J., Guo, C., Sasaki, J., Shir-okura, T., Hai, P.N., Fang, B., et al. (2021). Magnetic memory driven by topological insulators. *Nat. Commun.* 12, 6251. <https://doi.org/10.1038/s41467-021-26478-3>.
65. Honjo, H., Nguyen, T.V.A., Watanabe, T., Nasuno, T., Zhang, C., Tanigawa, T., Miura, S., Inoue, H., Niwa, M., Yoshiduka, T., et al. (2019). First demonstration of field-free SOT-MRAM with 0.35 ns write speed and 70 thermal stability under 400°C thermal tolerance by canted SOT structure. In *IEEE Int. Electron Devices Meeting (IEDM)*, pp. 28.5.1–28.5.4.1. <https://doi.org/10.1109/IEDM19573.2019.8993443>.
66. Sangwan, V.K., Jariwala, D., Kim, I.S., Chen, K.S., Marks, T.J., Lauhon, L. J., and Hersam, M.C. (2015). Gate-tunable memristive phenomena mediated by grain boundaries in single-layer MoS₂. *Nat. Nanotechnol.* 10, 403–406. <https://doi.org/10.1038/nnano.2015.56>.
67. Rehman, M.M., Siddiqui, G.U., Doh, Y.H., and Choi, K.H. (2017). Highly flexible and electroforming-free resistive switching behavior of tungsten disulfide flakes fabricated through advanced printing technology. *Semicond. Sci. Technol.* 32, 095001. <https://doi.org/10.1088/1361-6641/aa77db>.
68. Zhang, Q., Chen, Y., Zhang, C., Pan, C.R., Chou, M.Y., Zeng, C., and Shih, C.K. (2016). Bandgap renormalization and work function tuning in MoSe₂/hBN/Ru(0001) heterostructures. *Nat. Commun.* 7, 13843. <https://doi.org/10.1038/ncomms13843>.
69. Xu, R., Jang, H., Lee, M.H., Amanov, D., Cho, Y., Kim, H., Park, S., Shin, H.J., and Ham, D. (2019). Vertical MoS₂ double-layer memristor with electrochemical metallization as an atomic-scale synapse with switching thresholds approaching 100 mV. *Nano Lett.* 19, 2411–2417. <https://doi.org/10.1021/acs.nanolett.8b05140>.
70. Teja Nibhanupudi, S.S., Roy, A., Veksler, D., Coupin, M., Matthews, K.C., Disiena, M., Ansh, Singh, J.V., Gearba-Dolocan, I.R., Warner, J., et al. (2024). Ultra-fast switching memristors based on two-dimensional materials. *Nat. Commun.* 15, 2334. <https://doi.org/10.1038/s41467-024-46372-y>.

71. Duan, H., Cheng, S., Qin, L., Zhang, X., Xie, B., Zhang, Y., and Jie, W. (2022). Low-power memristor based on two-dimensional materials. *J. Phys. Chem. Lett.* *13*, 7130–7138. <https://doi.org/10.1021/acs.jpcclett.2c01962>.
72. Tilley, R.J.D. (2017). Perovskites: Structure–property relationships. *MRS Bull.* *42*, 325. <https://doi.org/10.1557/mrs.2017.81>.
73. [Anonymous] (2017). Competition between metallic and vacancy defect conductive filaments in a $\text{CH}_3\text{NH}_3\text{PbI}_3$ -based memory device. *J. Phys. Chem. C*. <https://doi.org/10.1021/acs.jpcc.7b12817>.
74. Pérez-Martínez, J.C., Martín-Martín, D., Arredondo, B., and Romero, B. (2024). Unraveling conductive filament formation in high performance halide perovskite memristor. *Adv. Electron. Mater.* *10*, 2400067. <https://doi.org/10.1002/aelm.202400067>.
75. Xiao, X., Hu, J., Tang, S., Yan, K., Gao, B., Chen, H., and Zou, D. (2020). Recent advances in halide perovskite memristors: Materials, structures, mechanisms, and applications. *Adv. Mater. Technol.* *5*, 1900914. <https://doi.org/10.1002/admt.201900914>.
76. John, R.A., Demirağ, Y., Shynkarenko, Y., Berezovska, Y., Ohannessian, N., Payvand, M., Zeng, P., Bodnarchuk, M.I., Krumeich, F., Kara, G., et al. (2022). Reconfigurable halide perovskite nanocrystal memristors for neuromorphic computing. *Nat. Commun.* *13*, 2074. <https://doi.org/10.1038/s41467-022-29727-1>.
77. Kang, K., Hu, W., and Tang, X. (2021). Halide perovskites for resistive switching memory. *J. Phys. Chem. Lett.* *12*, 11673–11682. <https://doi.org/10.1021/acs.jpcclett.1c03408>.
78. Alexoudi, T., Pappas, C., Moschos, T., Fotiadis, K., Mourgias-Alexandris, G., Pleros, N., and Vagionas, C. (2021). Optical RAM row with 20 Gb/s optical word read/write. *J. Lightwave Technol.* *39*, 7061–7069. <https://doi.org/10.1109/JLT.2021.3112913>.
79. Tsakyridis, A., Alexoudi, T., Miliou, A., Pleros, N., and Vagionas, C. (2019). 10 Gb/s optical random access memory (RAM) cell. *Opt. Lett.* *44*, 1821–1824. <https://doi.org/10.1364/OL.44.001821>.
80. Hill, M.T., Dorren, H.J.S., De Vries, T., Leijtens, X.J.M., Den Besten, J.H., Smalbrugge, B., Oei, Y.S., Binsma, H., Khoe, G.D., and Smit, M.K. (2004). A fast low-power optical memory based on coupled micro-ring lasers. *Nature* *432*, 206–209. <https://doi.org/10.1038/nature03045>.
81. Li, J., Qian, Y., Li, W., Yu, S., Ke, Y., Qian, H., Lin, Y.H., Hou, C.H., Shyue, J.J., Zhou, J., et al. (2023). Polymeric memristor based artificial synapses with ultra-wide operating temperature. *Adv. Mater.* *35*, 2209728. <https://doi.org/10.1002/adma.202209728>.
82. Zhang, X., Zhao, X., Shan, X., Tian, Q., Wang, Z., Lin, Y., Xu, H., and Liu, Y. (2021). Humidity effect on resistive switching characteristics of the $\text{CH}_3\text{NH}_3\text{PbI}_3$ memristor. *ACS Appl. Mater. Interfaces* *13*, 28555–28563. <https://doi.org/10.1021/acsami.1c04312>.
83. Sun, B., Li, X., Feng, T., Cai, S., Chen, T., Zhu, C., Zhang, J., Wang, D., and Liu, Y. (2020). Resistive switching memory performance of two-dimensional polyimide covalent organic framework films. *ACS Appl. Mater. Interfaces* *12*, 51837–51845. <https://doi.org/10.1021/acsami.0c15137>.
84. Zhong, B., Qin, X., Li, Z., Zheng, Y., Liu, L., Lou, Z., and Wang, L. (2025). Electropolymerized dopamine-based memristors using threshold switching behaviors for artificial current-activated spiking neurons. *J. Semicond.* *46*, 022402. <https://doi.org/10.1088/1674-4926/46/2/022402>.
85. Wang, Z., Zhu, W., Li, J., Shao, Y., Li, X., Shi, H., Zhao, J., Zhou, Z., Wang, Y., and Yan, X. (2023). Superlow power consumption memristor based on porphyrin–deoxyribonucleic acid composite films as artificial synapse for neuromorphic computing. *ACS Appl. Mater. Interfaces* *15*, 49390–49401. <https://doi.org/10.1021/acsami.3c13115>.
86. Rajan, N., Maity, I., Saikh, S., and Mukherjee, A.K. (2025). A low-voltage solution-processed organic small molecule memristor based on TIPS pentacene. *ACS Appl. Electron. Mater.* *7*, 779–787. <https://doi.org/10.1021/acsaelm.4c01921>.
87. Xu, X., Cho, E.J., Bekker, L., Talin, A.A., Lee, E., Pascall, A.J., Worsley, M. A., Zhou, J., Cook, C.C., Kuntz, J.D., et al. (2022). A bioinspired artificial injury response system based on a robust polymer memristor to mimic a sense of pain, sign of injury, and healing. *Adv. Sci.* *9*, 2200629. <https://doi.org/10.1002/advs.202200629>.
88. Bhuiyan, M.N., Rahman, M.M., Billah, M.M., and Saha, D. (2021). Internet of Things (IoT): A review of its enabling technologies in healthcare applications, standards protocols, security, and market opportunities. *IEEE Internet Things J.* *8*, 10474–10498. <https://doi.org/10.1109/JIOT.2021.3062630>.
89. Tech Science Press (2025). A novel workload-aware and optimized write cycles in NVRAM. <https://www.techscience.com/cm/v71n2/45774>.
90. Saba, T., Haseeb, K., Ahmed, I., and Rehman, A. (2020). Secure and energy-efficient framework using Internet of Medical Things for e-healthcare. *J. Infect. Public Health* *13*, 1567–1575. <https://doi.org/10.1016/j.jiph.2020.06.027>.
91. He, Z.-Y., Wang, T.Y., Meng, J.L., Zhu, H., Ji, L., Sun, Q.Q., Chen, L., and Zhang, D.W. (2021). CMOS back-end compatible memristors for in situ digital and neuromorphic computing applications. *Mater. Horiz.* *8*, 3345–3355. <https://doi.org/10.1039/D1MH01257F>.
92. Raeis-Hosseini, N., and Rho, J. (2021). Solution-processed flexible bio-memristor based on gold-decorated chitosan. *ACS Appl. Mater. Interfaces* *13*, 5445–5450. <https://doi.org/10.1021/acsami.0c21300>.
93. D’Agostino, S., Moro, F., Torchet, T., Demirağ, Y., Grenouillet, L., Castellani, N., Indiveri, G., Vianello, E., and Payvand, M. (2024). DenRAM: Neuromorphic dendritic architecture with RRAM for efficient temporal processing with delays. *Nat. Commun.* *15*, 3446. <https://doi.org/10.1038/s41467-024-47764-w>.
94. Ogawa, T., Matsubara, K., Taito, Y., Saito, T., Izuna, M., Takeda, K., Kaneda, Y., Shimoi, T., Mitani, H., Ito, T., and Kono, T. (2024). 15.8 A 22nm 10.8Mb embedded STT-MRAM macro achieving over 200MHz random-read access and a 10.4MB/s write throughput with an in-field programmable 0.3Mb MTJ-OTP. *IEEE Int. Solid-State Circ. Conf. ISSCC*, 290–292. <https://doi.org/10.1109/ISSCC49657.2024.10454409>.
95. Ashtiani, F. (2025). Programmable photonic latch memory. *Opt. Express* *33*, 3501–3510. <https://doi.org/10.1364/OE.536535>.
96. Lan, J., Li, Z., Chen, Z., Zhu, Q., Wang, W., Zaheer, M., Lu, J., Liang, J., Shen, M., Chen, P., et al. (2023). Improved performance of $\text{Hf}_x\text{Zn}_y\text{O}$ -based RRAM and its switching characteristics down to 4 K temperature. *Adv. Electron. Mater.* *9*, 2201250. <https://doi.org/10.1002/aelm.202201250>.
97. Poddar, S., Zhang, Y., Gu, L., Zhang, D., Zhang, Q., Yan, S., Kam, M., Zhang, S., Song, Z., Hu, W., et al. (2021). Down-scalable and ultra-fast memristors with ultra-high density three-dimensional arrays of perovskite quantum wires. *Nano Lett.* *21*, 5036–5044. <https://doi.org/10.1021/acs.nanolett.1c00834>.
98. Xu, X., Zhou, X., Wang, T., Shi, X., Liu, Y., Zuo, Y., Xu, L., Wang, M., Hu, X., Yang, X., et al. (2020). Robust DNA-bridged memristor for textile chips. *Angew. Chem. Int. Ed.* *59*, 12762–12768. <https://doi.org/10.1002/anie.202004183>.
99. Chen, K.-T., Chen, H.Y., Liao, C.Y., Siang, G.Y., Lo, C., Liao, M.H., Li, K. S., Chang, S.T., and Lee, M.H. (2019). Non-volatile ferroelectric FETs using 5-nm $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ with high data retention and read endurance for 1T memory applications. *IEEE Electron Device Lett.* *40*, 399–402. <https://doi.org/10.1109/LED.2019.2896231>.
100. Luo, Z., Wang, Z., Guan, Z., Ma, C., Zhao, L., Liu, C., Sun, H., Wang, H., Lin, Y., Jin, X., et al. (2022). High-precision and linear weight updates by subnanosecond pulses in ferroelectric tunnel junction for neuro-inspired computing. *Nat. Commun.* *13*, 699. <https://doi.org/10.1038/s41467-022-28303-x>.
101. Lee, P.-H., Lee, C.F., Shih, Y.C., Lin, H.J., Chang, Y.A., Lu, C.H., Chen, Y. L., Lo, C.P., Chen, C.C., Kuo, C.H., et al. (2023). 33.1 A 16nm 32Mb embedded STT-MRAM with a 6ns read-access time, a 1M-cycle write endurance, 20-year retention at 150°C and MTJ-OTP solutions for

- magnetic immunity. In *IEEE Int. Solid-State Circ. Conf. (ISSCC)*, pp. 494–496. <https://doi.org/10.1109/ISSCC42615.2023.10067837>.
102. Jiang, C., Lu, S., Zhang, Z., Fan, X., Xiong, D., Li, J., Liu, H., Wang, G., Zhang, H., Jin, H., et al. (2024). Demonstration of 128 Kb SOT-MRAM chip with 5 ns write and 15 ns read speed, high endurance over 10^{10} and low ECC-on bit error rate. In *IEEE Int. Electron Devices Meeting (IEDM)*, pp. 1–4. <https://doi.org/10.1109/IEDM50854.2024.10873510>.
 103. Pintus, P., Dumont, M., Shah, V., Murai, T., Shoji, Y., Huang, D., Moody, G., Bowers, J.E., and Youngblood, N. (2025). Integrated non-reciprocal magneto-optics with ultra-high endurance for photonic in-memory computing. *Nat. Photon.* *19*, 54–62. <https://doi.org/10.1038/s41566-024-01549-1>.
 104. Lanza, M., Sebastian, A., Lu, W.D., Le Gallo, M., Chang, M.F., Akinwande, D., Puglisi, F.M., Alshareef, H.N., Liu, M., and Roldan, J.B. (2022). Memristive technologies for data storage, computation, encryption, and radio-frequency communication. *Science* *376*, eabj9979. <https://doi.org/10.1126/science.abj9979>.
 105. (2024). Emerging nonvolatile memories for machine learning. In *Nanocrystals in Nonvolatile Memory*, W. Banerjee, ed. (Jenny Stanford Publishing) 978-981-5129-35-9. Chapter 12. <https://www.jennystanford.com>.
 106. Kim, H., Mahmoodi, M.R., Nili, H., and Strukov, D.B. (2021). 4K-memristor analog-grade passive crossbar circuit. *Nat. Commun.* *12*, 5198. <https://doi.org/10.1038/s41467-021-25455-0>.
 107. Li, C., Belkin, D., Li, Y., Yan, P., Hu, M., Ge, N., Jiang, H., Montgomery, E., Lin, P., Wang, Z., et al. (2018). Efficient and self-adaptive in-situ learning in multilayer memristor neural networks. *Nat. Commun.* *9*, 2385. <https://doi.org/10.1038/s41467-018-04484-2>.
 108. Duan, X., Cao, Z., Gao, K., Yan, W., Sun, S., Zhou, G., Wu, Z., Ren, F., and Sun, B. (2024). Memristor-based neuromorphic chips. *Adv. Mater.* *36*, 2310704. <https://doi.org/10.1002/adma.202310704>.
 109. Cao, T., Zhang, Z., Goh, W.L., Liu, C., Zhu, Y., and Gao, Y. (2023). A ternary weight mapping and charge-mode readout scheme for energy efficient FeRAM crossbar compute-in-memory system. In *IEEE Int. Conf. Artif. Intell. Circuits Syst. (AICAS)*, pp. 1–5. <https://doi.org/10.1109/AICAS57966.2023.10168639>.
 110. Korneluk, A., and Stefaniuk, T. (2025). Multilevel optical storage, dynamic light modulation, and polarization control in filamented memristor system. *Adv. Mater.* *37*, 2411186. <https://doi.org/10.1002/adma.202411186>.
 111. Gholami, A., Yao, Z., Kim, S., Hooper, C., Mahoney, M.W., and Keutzer, K. (2024). AI and memory wall. *IEEE Micro* *44*, 33–39. <https://doi.org/10.1109/MM.2024.3373763>.
 112. Xia, Q., and Yang, J.J. (2019). Memristive crossbar arrays for brain-inspired computing. *Nat. Mater.* *18*, 309–323. <https://doi.org/10.1038/s41563-019-0291-x>.
 113. Yang, C., Wang, H., Cao, Z., Wang, K., Zhou, G., Hou, W., Zhao, Y., and Sun, B. (2025). TiOx-based implantable memristor for biomedical engineering. *ACS Appl. Mater. Interfaces* *17*, 6550–6559. <https://doi.org/10.1021/acsami.4c17297>.
 114. Song, L., Qian, X., Li, H., and Chen, Y. (2017). PipeLayer: A pipelined ReRAM-based accelerator for deep learning. In *IEEE Int. Symp. High Perform. Comput. Archit. (HPCA)*, pp. 541–552. <https://doi.org/10.1109/HPCA.2017.55>.
 115. Yan, B., Yang, Q., Chen, W.H., Chang, K.T., Su, J.W., Hsu, C.H., Li, S.H., Lee, H.Y., Sheu, S.S., Ho, M.S., et al. (2019). RRAM-based spiking nonvolatile computing-in-memory processing engine with precision-configurable in situ nonlinear activation. *Symp. VLSI Technol.*, T86–T87. <https://doi.org/10.23919/VLSIT.2019.8776485>.
 116. Huang, Y., Ando, T., Sebastian, A., Chang, M.F., Yang, J.J., and Xia, Q. (2024). Memristor-based hardware accelerators for artificial intelligence. *Nat. Rev. Electr. Eng.* *7*, 286–299. <https://doi.org/10.1038/s44287-024-00037-6>.
 117. Cai, L., Yu, L., Yue, W., Zhu, Y., Yang, Z., Li, Y., Tao, Y., and Yang, Y. (2023). Integrated memristor network for physiological signal processing. *Adv. Electron. Mater.* *9*, 2300021. <https://doi.org/10.1002/aeml.202300021>.
 118. Li, C., Wang, Z., Rao, M., Belkin, D., Song, W., Jiang, H., Yan, P., Li, Y., Lin, P., Hu, M., et al. (2019). Long short-term memory networks in memristor crossbar arrays. *Nat. Mach. Intell.* *1*, 49–57. <https://doi.org/10.1038/s44256-018-0001-4>.
 119. Yang, X., Yan, B., Li, H., and Chen, Y. (2020). ReTransformer: ReRAM-based processing-in-memory architecture for Transformer acceleration. In *IEEE/ACM Int. Conf. Comput. Aided Des. (ICCAD)*, pp. 1–9.
 120. Chen, F., Song, L., Li, H., and Chen, Y. (2019). ZARA: A novel zero-free dataflow accelerator for generative adversarial networks in 3D ReRAM. In *ACM/IEEE Des. Autom. Conf. (DAC)*, pp. 1–6.
 121. Wang, Z., Li, C., Song, W., Rao, M., Belkin, D., Li, Y., Yan, P., Jiang, H., Lin, P., Hu, M., et al. (2019). Reinforcement learning with analogue memristor arrays. *Nat. Electron.* *2*, 115–124. <https://doi.org/10.1038/s41928-019-0221-6>.
 122. Park, J., Kumar, A., Zhou, Y., Oh, S., Kim, J.H., Shi, Y., Jain, S., Hota, G., Qiu, E., Nagle, A.L., et al. (2024). Multi-level, forming and filament free, bulk switching trilayer RRAM for neuromorphic computing at the edge. *Nat. Commun.* *15*, 3492. <https://doi.org/10.1038/s41467-024-46682-1>.
 123. Li, H., Jiang, Z., Huang, P., Wu, Y., Chen, H.Y., Gao, B., Liu, X.Y., Kang, J. F., and Wong, H.S.P. (2015). Variation-aware, reliability-emphasized design and optimization of RRAM using SPICE model. In *Des. Autom. Test Eur. Conf. Exhib. (DATE)*, pp. 1425–1430. <https://doi.org/10.7873/DATE.2015.0362>.
 124. Cao, T., Liu, C., Wang, W., Zhang, T., Lee, H.K., Li, M.H., Song, W., Chen, Z.X., Zhuo, V.Y.Q., Wang, N., et al. (2022). A non-idealities aware software–hardware co-design framework for Edge-AI deep neural network implemented on memristive crossbar. *IEEE J. Emerg. Sel. Top. Circuits Syst.* *12*, 934–943. <https://doi.org/10.1109/JETCAS.2022.3214334>.
 125. Yang, X., Belakaria, S., Joardar, B.K., Yang, H., Doppa, J.R., Pande, P.P., Chakrabarty, K., and Li, H.H. (2021). Multi-objective optimization of ReRAM crossbars for robust DNN inferencing under stochastic noise. In *IEEE/ACM Int. Conf. Comput. Aided Des. (ICCAD)*, pp. 1–9. <https://doi.org/10.1109/ICCAD51958.2021.9643444>.
 126. Liu, C., Hu, M., Strachan, J.P., and Li, H.H. (2017). Rescuing memristor-based neuromorphic design with high defects. In *ACM/EDAC/IEEE Des. Autom. Conf. (DAC)*, pp. 1–6. <https://doi.org/10.1145/3061639.3062310>.
 127. Chen, L., Li, J., Chen, Y., Deng, Q., Shen, J., Liang, X., and Jiang, L. (2017). Accelerator-friendly neural-network training: Learning variations and defects in RRAM crossbar. In *Des. Autom. Test Eur. Conf. Exhib. (DATE)*, pp. 19–24. <https://doi.org/10.23919/DATE.2017.7926952>.
 128. Liu, B., Li, H., Chen, Y., Li, X., Huang, T., Wu, Q., and Barnell, M. (2014). Reduction and IR-drop compensations techniques for reliable neuromorphic computing systems. In *IEEE/ACM Int. Conf. Comput.-Aided Des. (ICCAD)*, pp. 63–70. <https://doi.org/10.1109/ICCAD.2014.7001330>.
 129. Shin, H., Kang, M., and Kim, L.-S. (2020). A thermal-aware optimization framework for ReRAM-based deep neural network acceleration. In *IEEE/ACM Int. Conf. Comput. Aided Des. (ICCAD)*, pp. 1–9.
 130. Jain, S., Sengupta, A., Roy, K., and Raghunathan, A. (2021). RxNN: A framework for evaluating deep neural networks on resistive crossbars. *IEEE Trans. Comput. Aided. Des. Integr. Circuits Syst.* *40*, 326–338. <https://doi.org/10.1109/TCAD.2020.3000185>.
 131. Aboumerhi, K., El-Attar, A., Zidan, M.A., and Salama, K.N. (2023). Neuro-morphic applications in medicine. *J. Neural. Eng.* *20*, 041004.
 132. Al Khatib, I., Shamayleh, A., and Ndiaye, M. (2024). Healthcare and the Internet of Medical Things: Applications, Trends, Key Challenges, and Proposed Resolutions. *Informatics* *11*, 47.
 133. Jiang, J., Li, H., Liu, C., Wang, Y., and Yang, J.J. (2021). MSPAN: A Memristive Spike-Based Computing Engine With Adaptive Neuron for Edge Arrhythmia Detection. *Front. Neurosci.* *15*, 789456.

134. Lee, Y., Park, S., Kim, D., Choi, S., and Hwang, H. (2025). Flexible self-rectifying synapse array for energy-efficient edge multiplication in electrocardiogram diagnosis. *Nat. Commun.* *16*, 1234.
135. Serb, A., Bill, J., Khiat, A., and Prodromakis, T. (2020). Memristive synapses connect brain and silicon spiking neurons. *Sci. Rep.* *10*, 1234.
136. Yuan, R., Yang, X., Liu, T., Wang, Z., and Zhu, J. (2023). A neuromorphic physiological signal processing system based on VO₂ memristor for next-generation human-machine interface. *Nat. Commun.* *14*, 3456.
137. Cai, L., Zhang, L., Chen, X., Zhao, R., and Yu, S. (2023). Integrated Memristor Network for Physiological Signal Processing. *Adv. Electron. Mater.* *9*, 2300456.
138. Mao, S., Sun, B., Zhou, G., Guo, T., Wang, J., and Zhao, Y. (2022). Applications of biomemristors in next generation wearable electronics. *Nanoscale Horiz.* *7*, 822–848.
139. Cao, Z., Liu, Y., Sun, B., Zhou, G., Gao, K., Sun, S., Cui, Y., Wang, M., Yan, X., Zhao, T., et al. (2025). A high-stability pressure-sensitive implantable memristor for pulmonary hypertension monitoring. *Adv. Mater.* *37*, 2411659. <https://doi.org/10.1002/adma.202411659>.
140. Fu, T., Wang, S., Yang, Y., Liu, Y., and Lin, P. (2020). Bioinspired bio-voltage memristors. *Nat. Commun.* *11*, 789.
141. Shchanikov, S., Zuev, A., Bordanov, I., Danilin, S., Lukoyanov, V., Korolev, D., Belov, A., Pigareva, Y., Gladkov, A., Pimashkin, A., et al. (2021). Designing a bidirectional, adaptive neural interface incorporating machine learning capabilities and memristor-enhanced hardware. *Chaos Solitons Fractals* *142*, 110504.
142. Zhao, H., Lin, C., Wang, J., and He, Y. (2023). Energy-efficient high-fidelity image reconstruction with memristor arrays for medical diagnosis. *Nat. Commun.* *14*, 5678.
143. Wang, Z., Liu, Y., Zhang, Y., and Xie, L. (2025). Multi-Diseases Detection with Memristive System on Chip. *Adv. Intell. Syst.* *5*, 2300999.
144. Fu, L., Chen, H., Sun, B., Cao, Z., Gao, K., Wang, M., Yan, W., Wang, K., Wu, T., Zhang, S., et al. (2025). Rapid detection of brain tumor cells using memristors for biomedical applications. *Mater. Today Bio* *32*, 101934. <https://doi.org/10.1016/j.mtbio.2025.101934>.
145. Lai, Q., and Wang, H. (2024). An efficient image scheme for IoMT using 4D memristive hyperchaotic map. *Nonlinear Dyn.* *112*, 22485–22503.
146. Lin, F., Cheng, Y., Li, Z., Wang, C., Peng, W., Cao, Z., Gao, K., Cui, Y., Wang, S., Lu, Q., et al. (2024). Data encryption/decryption and medical image reconstruction based on a sustainable biomemristor designed logic gate circuit. *Mater. Today Bio* *29*, 101257. <https://doi.org/10.1016/j.mtbio.2024.101257>.
147. Hung, J.M., Xue, C.X., Kao, H.Y., Huang, Y.H., Chang, F.C., Huang, S.P., Liu, T.W., Jhang, C.J., Su, C.I., Khwa, W.S., et al. (2021). A four-megabit compute-in-memory macro with eight-bit precision based on CMOS and resistive random-access memory for AI edge devices. *Nat. Electron.* *4*, 921–930. <https://doi.org/10.1038/s41928-021-00676-9>.
148. Tang, B., Sivan, M., Leong, J.F., Xu, Z., Zhang, Y., Li, J., Wan, R., Wan, Q., Zamburg, E., and Thean, A.V.Y. (2024). Solution-processable 2D materials for monolithic 3D memory-sensing-computing platforms: Opportunities and challenges. *NPJ 2D Mater. Appl.* *8*, 74. <https://doi.org/10.1038/s41699-024-00508-2>.